A3P030-VQG100 Actel, A3P030-VQG100 Datasheet - Page 36
A3P030-VQG100
Manufacturer Part Number
A3P030-VQG100
Description
FPGA - Field Programmable Gate Array 30K System Gates
Manufacturer
Actel
Datasheet
1.A3P1000-FGG144.pdf
(218 pages)
Specifications of A3P030-VQG100
Processor Series
A3P030
Core
IP Core
Number Of Programmable I/os
77
Supply Voltage (max)
1.575 V
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Development Tools By Supplier
A3PE-Proto-Kit, A3PE-Brd1500-Skt, Silicon-Explorer II, Silicon-Sculptor 3, SI-EX-TCA, FlashPro 4, FlashPro 3, FlashPro Lite
Mounting Style
SMD/SMT
Supply Voltage (min)
1.425 V
Number Of Gates
30 K
Package / Case
VQFP-100
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
A3P030-VQG100
Manufacturer:
MICRO
Quantity:
778
Part Number:
A3P030-VQG100
Manufacturer:
ACTEL/爱特
Quantity:
20 000
Company:
Part Number:
A3P030-VQG100I
Manufacturer:
Formedia
Quantity:
12 000
Company:
Part Number:
A3P030-VQG100I
Manufacturer:
Microsemi SoC
Quantity:
10 000
- Current page: 36 of 218
- Download datasheet (7Mb)
ProASIC3 DC and Switching Characteristics
2- 22
Summary of I/O Timing Characteristics – Default I/O Software
Settings
Table 2-22 • Summary of AC Measuring Points
Table 2-23 • I/O AC Parameter Definitions
Standard
3.3 V LVTTL / 3.3 V LVCMOS
3.3 V LVCMOS Wide Range
2.5 V LVCMOS
1.8 V LVCMOS
1.5 V LVCMOS
3.3 V PCI
3.3 V PCI-X
Parameter
t
t
t
t
t
t
t
t
t
t
t
DP
PY
DOUT
EOUT
DIN
HZ
ZH
LZ
ZL
ZHS
ZLS
Data to Pad delay through the Output Buffer
Pad to Data delay through the Input Buffer
Data to Output Buffer delay through the I/O interface
Enable to Output Buffer Tristate Control delay through the I/O interface
Input Buffer to Data delay through the I/O interface
Enable to Pad delay through the Output Buffer—High to Z
Enable to Pad delay through the Output Buffer—Z to High
Enable to Pad delay through the Output Buffer—Low to Z
Enable to Pad delay through the Output Buffer—Z to Low
Enable to Pad delay through the Output Buffer with delayed enable—Z to High
Enable to Pad delay through the Output Buffer with delayed enable—Z to Low
R e visio n 9
Parameter Definition
Measuring Trip Point (V
0.285 * VCCI (RR)
0.285 * VCCI (RR)
0.615 * VCCI (FF)
0.615 * VCCI (FF)
0.90 V
0.75 V
1.4 V
1.4 V
1.2 V
trip
)
Related parts for A3P030-VQG100
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
A3P030-VQG100I
Manufacturer:
Actel
Datasheet:
Part Number:
Description:
QFN 132/FPGA, 768 CLBS, 30000 GATES, 350 MHz
Manufacturer:
Actel
Datasheet:
Part Number:
Description:
QFN 132/FPGA, 768 CLBS, 30000 GATES, 350 MHz
Manufacturer:
Actel
Datasheet:
Part Number:
Description:
QFN 132/FPGA, 768 CLBS, 30000 GATES, 350 MHz
Manufacturer:
Actel
Datasheet:
Part Number:
Description:
Manufacturer:
Actel
Datasheet:
Part Number:
Description:
MCU, MPU & DSP Development Tools Silicon Sculptor Programming Mod
Manufacturer:
Actel
Part Number:
Description:
MCU, MPU & DSP Development Tools InSystem Programming ProASICPLUS Devices
Manufacturer:
Actel
Part Number:
Description:
Programming Socket Adapters & Emulators PQ160 Module
Manufacturer:
Actel
Part Number:
Description:
Programming Socket Adapters & Emulators Axcelerator Adap Module Kit
Manufacturer:
Actel
Part Number:
Description:
Programming Socket Adapters & Emulators Evaluation
Manufacturer:
Actel