DS90UR907QSQX/NOPB National Semiconductor, DS90UR907QSQX/NOPB Datasheet - Page 14

• Manufacturer Part Number: DS90UR907QSQX/NOPB
• Description: IC SERIALIZER 5-65MHZ 24B 36LLP
• Manufacturer: National Semiconductor

Specifications of DS90UR907QSQX/NOPB

• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

www.national.com
Functional Description
The DS90UR907Q converter transmits an FPD-Link interface
(4 LVDS data channels + 1 LVDS clock) with total of 27–bits
of data (24–high speed bits and 3 low speed video control
signals) over a single serial FPD-Link II pair. The serial stream
also contains an embedded clock and the DC-balance infor-
mation which enhances signal quality and supports AC cou-
pling. The device is intended for use with DS90UR908Q or
DS90UR906Q, but is backward compatible with previous
generations of FPD-Link II as well.
The DS90UR907Q can operate in 24-bit color mode(with
VS,HS,DE encoded in the serial stream) or in 18-bit color
mode.
The DS90UR907Q can be configured via external pins or
through the optional serial control bus. It features enhance
signal quality on the link by supporting: selectable VOD level,
selectable de-emphasis signal conditioning and also the
FPD-Link II data coding that provides randomization, scram-
bling, and DC Balanacing of the video data. It also includes
multiple features to reduce EMI associated with display data
transmission. This includes the randomization and scram-
bling of the data and also the system spread spectrum PCLK
OPERATING MODES AND BACKWARD COMPATIBILITY
(CONFIG[1:0])
The DS90UR907Q is backward compatible with previous
generations of FPD-Link II deserializers. Configuration
modes are provided for backwards compatibility with the
DS90C124 FPD-Link II Generation 1, and also the
DS90UR124 FPD-Link II Generation 2 deserializers by set-
ting the respective mode with the CONFIG[1:0] pins as shown
in
Control Signal filter feature is enabled or disabled in Normal
mode.
CON
FIG1
Table
H
H
L
L
TABLE 1. DS90UR907Q Configuration Modes
1. The selection also determine whether the Video
CON
FIG0
H
H
L
L
Mode
Normal Mode, Control
Signal Filter disabled
Normal Mode, Control
Signal Filter enabled
Backwards Compatible
GEN2
Backwards Compatible
GEN1
Des Device
DS90UR908Q,
DS90UR906Q
DS90UR908Q,
DS90UR906Q
DS90UR124,
DS99R124
DS90C124
FIGURE 14. FPD-Link II Serial Stream
14
support. The DS90UR907Q features power saving with a
powerdown mode, and auto stop clock feature.
See also the Functional Description of the serial control bus
and BIST modes.
The Block Diagram is shown at the beginning of this
datasheet.
DATA TRANSFER
The DS90UR907Q transmits a pixel of data in the following
format: C1 and C0 represent the embedded clock in the serial
stream. C1 is always HIGH and C0 is always LOW. b[23:0]
contain the scrambled RGB data. DCB is the DC-Balanced
control bit. DCB is used to minimize the short and long-term
DC bias on the signal lines. This bit determines if the data is
unmodified or inverted. DCA is used to validate data integrity
in the embedded data stream and can also contain encoded
control (VS,HS,DE). Both DCA and DCB coding schemes are
generated by the DS90UR907Q and decoded by the paring
deserializer automatically.
stream per PCLK cycle.
Note: The figure only illustrates the bits but does not actually
represent the bit location as the bits are scrambled and bal-
anced continuously.
VIDEO CONTROL SIGNAL FILTER
When operating the devices in Normal Mode, the Video Con-
trol Signals (DE, HS, VS) have the following restrictions:
•
•
•
Video Control Signals are defined as low frequency signals
with limited transitions. Glitches of a control signal can cause
a visual display error. This feature allows for the chipset to
validate and filter out any high frequency noise on the control
signals. See
Normal Mode with Control Signal Filter Enabled:
DE and HS — Only 2 transitions per 130 clock cycles are
transmitted, the transition pulse must be 3 PCLK or longer.
Normal Mode with Control Signal Filter Disabled:
DE and HS — Only 2 transitions per 130 clock cycles are
transmitted, no restriction on minimum transition pulse.
VS — Only 1 transition per 130 clock cycles are
transmitted, minimum pulse width is 130 clock cycles.
Figure
15.
Figure 14
30105037
illustrates the serial