HSP50415EVAL1 Intersil, HSP50415EVAL1 Datasheet - Page 4

• Manufacturer Part Number: HSP50415EVAL1
• Description: EVALUATION BOARD HSP50415VI
• Manufacturer: Intersil
• Type: Modulator, Demodulatorr

Specifications of HSP50415EVAL1

• For Use With/related Products: HSP50415
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Pin Descriptions
QOUT<13:0>
CDATA<7:0>
IOUT<13:0>
ADDR<2:0>
2XSYMCLK
SYSCLK/2
DIN<15:0>
LOCKDET
DATACLK
FOVRFL,
REFCLK
INTREQ
FEMPT,
QOUTA
QOUTB
RESET
IOUTB,
PLLRC
IOUTA,
FFULL
NAME
DGND
AGND
PGND
ISTRB
DVDD
AVDD
PVDD
TXEN
VDD
GND
CLK
WR
RD
CE
TYPE
I/O
O
O
O
O
O
O
O
O
O
-
-
-
-
-
-
-
-
I
I
I
I
I
I
I
I
I
I
I
Digital power.
Digital ground.
DAC digital power.
DAC digital ground.
DAC analog power.
DAC analog ground.
PLL analog power.
PLL analog ground.
PLL loop filter provides for the addition of less expensive RC components in place of a crystal oscillator. The
recommended values for this pin are detailed in the ‘System CLK Generation’ section.
System and DAC clock input when APLL not in use, otherwise it is the reference to the APLL.
Sample Clock Divided by Two. All digital output data and status pins are output from this clock. The polarity of
SYSCLK/2 may be programmed via Register 2 bit-3.
Tri-statable Symbol NCO Clock Output Multiplied by Two. The polarity of 2XSYMCLK may be programmed via
register 2 bit-15.
External digital PLL reference clock input.
Data Bus. The DIN<15:0> bus loads the input data.
Asynchronous data clock for DIN<15:0>.
DIN<15:0> may be optionally gated with the TXEN pin (burst mode) or input free-running as defined by register 2
bits 18-17. The polarity of TXEN may be programmed via register 2 bit-5.
Data samples are input as I then Q serially with the ISTRB pin active with the I sample. The polarity of ISTRB may
be programmed via Register 2 bit-4.
μP Bidirectional Data Bus. The CDATA<7:0> data bus is used for loading the configuration data and sample
vectors for modulation. CDATA7 is the MSB.
μP Read control input.
μP Write strobe input.
Chip enable input.
μP Address Bus. The ADDR<2:0> bus is used for addressing the proper registers for loading the configuration data
and sample vectors for modulation. ADDR2 is the MSB.
Tri-statable Active High Interrupt Request Output. The INTREQ output is enabled via register 2 bit-8. Register 9
bits 6-0 enable individual events for INTREQ.
While the RESET input is asserted (driven low), all processing halts and the WPM is reset. A software reset is also
available via register 10
Tri-statable In-Phase Output Samples. IOUT<13:0> outputs are enabled via register 2 bit-7.
Tri-statable Quadrature Output Samples. QOUT<13:0> outputs are enabled via register 2 bit-6. The QOUT<13:0>
outputs are not available on the MQFP package.
Tri-statable Status Flags for FIFO Level Monitoring. These outputs are enabled via register 2 bits 13-11. FIFO
status thresholds and control are configured via register 2 bits 23-16.
Tri-statable Status Flag of the Digital PLL. This may be used to generate an interrupt request via INTREQ.
The LOCKDET output is enabled via register 2 bit-10.
Current Outputs of the Device. Full scale output current is achieved when all input bits are set to binary 1.
Complementary Current Outputs of the Device. Full scale output current is achieved on the complementary outputs
when all input bits are set to binary 0.
4
H
.
HSP50415
DESCRIPTION
April 23, 2007
FN4559.6