R5F21356CNFP#U0 Renesas Electronics America, R5F21356CNFP#U0 Datasheet - Page 585

MCU 1KB FLASH 32K ROM 52-LQFP

R5F21356CNFP#U0

Manufacturer Part Number
R5F21356CNFP#U0
Description
MCU 1KB FLASH 32K ROM 52-LQFP
Manufacturer
Renesas Electronics America
Series
R8C/3x/35Cr
Datasheet

Specifications of R5F21356CNFP#U0

Core Processor
R8C
Core Size
16/32-Bit
Speed
20MHz
Connectivity
I²C, LIN, SIO, SSU, UART/USART
Peripherals
POR, PWM, Voltage Detect, WDT
Number Of I /o
47
Program Memory Size
32KB (32K x 8)
Program Memory Type
FLASH
Ram Size
2.5K x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 5.5 V
Data Converters
A/D 12x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 85°C
Package / Case
52-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
R5F21356CNFP#U0R5F21356CNFP
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
R5F21356CNFP#U0
Manufacturer:
RENESAS
Quantity:
310
Company:
Part Number:
R5F21356CNFP#U0
Manufacturer:
Renesas Electronics America
Quantity:
135
Company:
Part Number:
R5F21356CNFP#U0
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
R5F21356CNFP#U0R5F21356CNFP#UA
Manufacturer:
SSOUSA
Quantity:
560
R8C/35C Group
REJ09B0567-0100 Rev.1.00 Dec. 14, 2009
Page 552 of 725
Figure 26.5
Figure 26.6
Program processing (2) Instruction for
Program processing
(master output)
(master output)
ICDRS register
ICDRT register
(slave output)
ICSR register
ICSR register
(master output)
(master output)
ICDRS register
ICDRT register
TDRE bit in
TEND bit in
(slave output)
ICSR register
ICSR register
TDRE bit in
TEND bit in
SDA
SDA
SCL
Operating Timing in Master Transmit Mode (I
Operating Timing in Master Transmit Mode (I
SDA
SDA
SCL
(3) Write data to ICDRT register.
start condition
generation
9
A
b7
1
b7
1
b6
(3) Write data to ICDRT register
2
(1st byte).
b6
2
b5
3
b5
Slave address
Address + R/W
3
b4
4
b4
Address + R/W
4
b3
Data n
5
Data n
b3
5
b2
(4) Write data to ICDRT register
6
(2nd byte).
b2
6
b1
7
2
2
C bus Interface Mode) (1)
C bus Interface Mode) (2)
b1
7
b0
R/W
8
(6) Generate a stop condition
and set TEND bit to 0.
b0
8
A
9
(5) Write data to ICDRT register
A/A
9
(3rd byte).
(7) Set to slave receive mode.
Data 1
Data 1
b7
1
26. I
Data 2
2
b6
2
C bus Interface

Related parts for R5F21356CNFP#U0