ATTINY88-MUR Atmel, ATTINY88-MUR Datasheet - Page 132
![no-image](/images/manufacturer_photos/0/0/78/atmel_sml.jpg)
ATTINY88-MUR
Manufacturer Part Number
ATTINY88-MUR
Description
MCU AVR 8KB FLASH 12MHZ 32QFN
Manufacturer
Atmel
Series
AVR® ATtinyr
Datasheet
1.ATTINY48-MU.pdf
(302 pages)
Specifications of ATTINY88-MUR
Core Processor
AVR
Core Size
8-Bit
Speed
12MHz
Connectivity
I²C, SPI
Peripherals
Brown-out Detect/Reset, POR, WDT
Number Of I /o
28
Program Memory Size
8KB (4K x 16)
Program Memory Type
FLASH
Eeprom Size
64 x 8
Ram Size
512 x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
*
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATTINY88-MUR
Manufacturer:
AT
Quantity:
20 000
- Current page: 132 of 302
- Download datasheet (9Mb)
15.4.4
15.4.5
132
ATtiny48/88
Data Packet Format
Combining Address and Data Packets into a Transmission
The MSB of the address byte is transmitted first. Slave addresses can freely be allocated by the
designer, but the address 0000 000 is reserved for a general call.
When a general call is issued, all slaves should respond by pulling the SDA line low in the ACK
cycle. A general call is used when a Master wishes to transmit the same message to several
slaves in the system. When the general call address followed by a Write bit is transmitted on the
bus, all slaves set up to acknowledge the general call will pull the SDA line low in the ack cycle.
The following data packets will then be received by all the slaves that acknowledged the general
call. Note that transmitting the general call address followed by a Read bit is meaningless, as
this would cause contention if several slaves started transmitting different data.
All addresses of the format 1111 xxx should be reserved for future purposes.
All data packets transmitted on the TWI bus are nine bits long, consisting of one data byte and
an acknowledge bit. During a data transfer, the Master generates the clock and the START and
STOP conditions, while the Receiver is responsible for acknowledging the reception. An
Acknowledge (ACK) is signalled by the Receiver pulling the SDA line low during the ninth SCL
cycle. If the Receiver leaves the SDA line high, a NACK is signalled. When the Receiver has
received the last byte, or for some reason cannot receive any more bytes, it should inform the
Transmitter by sending a NACK after the final byte. The MSB of the data byte is transmitted first.
Figure 15-5. Data Packet Format
A transmission basically consists of a START condition, a SLA+R/W, one or more data packets
and a STOP condition. An empty message, consisting of a START followed by a STOP condi-
tion, is illegal. Note that the Wired-ANDing of the SCL line can be used to implement
handshaking between the Master and the Slave. The Slave can extend the SCL low period by
pulling the SCL line low. This is useful if the clock speed set up by the Master is too fast for the
Slave, or the Slave needs extra time for processing between the data transmissions. The Slave
extending the SCL low period will not affect the SCL high period, which is determined by the
Master. As a consequence, the Slave can reduce the TWI data transfer speed by prolonging the
SCL duty cycle.
Figure 15-6
between the SLA+R/W and the STOP condition, depending on the software protocol imple-
mented by the application software.
Transmitter
Aggregate
SDA from
SDA from
SCL from
Receiver
Master
SDA
SLA+R/W
shows a typical data transmission. Note that several data bytes can be transmitted
Data MSB
1
2
Data Byte
7
Data LSB
8
ACK
9
STOP, REPEATED
START or Next
8008G–AVR–04/11
Data Byte
Related parts for ATTINY88-MUR
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![ATtiny88](/images/manufacturer_photos/0/0/79/atmel_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Atmel Corporation
Datasheet:
![ATtiny88 Automotive](/images/manufacturer_photos/0/0/79/atmel_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Atmel Corporation
Datasheet:
![ATTINY88-AU](/photos/6/91/69154/313-32-tqfp_tmb.jpg)
Part Number:
Description:
MCU AVR 8K ISP FLASH 1.8V 32TQFP
Manufacturer:
Atmel
Datasheet:
![ATTINY88-MMU](/photos/12/32/123209/28m1-vqfn_tmb.jpg)
Part Number:
Description:
MCU AVR 8K FLASH 12MHZ 28-QFN
Manufacturer:
Atmel
Datasheet:
![ATTINY88-MMH](/photos/12/32/123209/28m1-vqfn_tmb.jpg)
Part Number:
Description:
MCU AVR 8KB FLASH 12MHZ 28-VQFN
Manufacturer:
Atmel
Datasheet:
![ATTINY88-15MZ](/images/manufacturer_photos/0/0/78/atmel_tmb.jpg)
Part Number:
Description:
IC MCU AVR 8B 8KB FLASH 32QFN
Manufacturer:
Atmel
Datasheet:
![ATTINY88-MU](/photos/12/13/121310/attiny88-mu_tmb.jpg)
Part Number:
Description:
MCU AVR 8K ISP FLASH 1.8V 32-QFN
Manufacturer:
Atmel
Datasheet:
![ATTINY88-PU](/photos/7/21/72189/453-28-dip_tmb.jpg)
Part Number:
Description:
MCU AVR 8K ISP FLASH 1.8V 28-DIP
Manufacturer:
Atmel
Datasheet:
![ATTINY88-AUR](/photos/6/91/69154/313-32-tqfp_tmb.jpg)
Part Number:
Description:
MCU AVR 8KB FLASH 12MHZ 32TQFP
Manufacturer:
Atmel
Datasheet:
![ATTINY88-MMHR](/photos/12/32/123209/28m1-vqfn_tmb.jpg)
Part Number:
Description:
MCU AVR 8KB FLASH 12MHZ 28QFN
Manufacturer:
Atmel
Datasheet:
![ATTINY88-MMUR](/images/manufacturer_photos/0/0/78/atmel_tmb.jpg)
Part Number:
Description:
MCU AVR 8KB FLASH 12MHZ 32QFN
Manufacturer:
Atmel
Datasheet:
![ATTINY88-W-11](/images/manufacturer_photos/0/0/78/atmel_tmb.jpg)
Part Number:
Description:
8-bit Microcontrollers - MCU Microcontroller
Manufacturer:
Atmel
![ATTINY88-W](/images/manufacturer_photos/0/0/78/atmel_tmb.jpg)
Part Number:
Description:
8-bit Microcontrollers - MCU Microcontroller
Manufacturer:
Atmel