ATTINY44A-CCUR Atmel, ATTINY44A-CCUR Datasheet
ATTINY44A-CCUR
Specifications of ATTINY44A-CCUR
Available stocks
Related parts for ATTINY44A-CCUR
ATTINY44A-CCUR Summary of contents
Page 1
... MHz – Idle Mode: • 33 µA at 1.8V and 1 MHz – Power-down Mode: • 0.1 µA at 1.8V and 25°C ® 8-bit Microcontroller 8-bit Microcontroller with 2K/4K/8K Bytes In-System Programmable Flash ATtiny24A * ATtiny44A ATtiny84A * * Preliminary Rev. 8183C–AVR–03/11 ...
Page 2
Pin Configurations Figure 1-1. (PCINT10/INT0/OC0A/CKOUT) PB2 (PCINT6/OC1A/SDA/MOSI/DI/ADC6) PA6 (ADC4/USCK/SCL/T1/PCINT4) PA4 Table 1- ATtiny24A/44A/84A 2 Pinout of ATtiny24A/44A/84A PDIP/SOIC VCC 1 (PCINT8/XTAL1/CLKI) PB0 2 (PCINT9/XTAL2) PB1 3 (PCINT11/RESET/dW) PB3 4 5 (PCINT7/ICP/OC0B/ADC7) PA7 6 7 QFN/MLF/VQFN ...
Page 3
Pin Descriptions 1.1.1 VCC Supply voltage. 1.1.2 GND Ground. 1.1.3 Port B (PB3:PB0) Port 4-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with ...
Page 4
Overview ATtiny24A/44A/84A are low-power CMOS 8-bit microcontrollers based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATtiny24A/44A/84A achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power ...
Page 5
... The device is manufactured using Atmel’s high density non-volatile memory technology. The on- chip ISP Flash allows the Program memory to be re-programmed in-system through an SPI serial interface conventional non-volatile memory programmer on-chip boot code running on the AVR core ...
Page 6
... The application then calls the API to retrieve channel information and determine the state of the touch sensor. The QTouch Library is free and can be downloaded from the Atmel website. For more informa- tion and details of implementation, refer to the QTouch Library User Guide – also available from the Atmel website ...
Page 7
CPU Core This section discusses the AVR core architecture in general. The main function of the CPU core is to ensure correct program execution. The CPU must therefore be able to access memories, perform calculations, control peripherals, and handle ...
Page 8
The fast-access Register File contains 32 x 8-bit general purpose working registers with a single clock cycle access time. This allows single-cycle Arithmetic Logic Unit (ALU) operation typ- ical ALU operation, two operands are output from the Register ...
Page 9
The Status Register is neither automatically stored when entering an interrupt routine, nor restored when returning from an interrupt. This must be handled by software. 4.4 General Purpose Register File The Register File is optimized for the AVR Enhanced RISC ...
Page 10
X-register Y-register Z-register In the different addressing modes these address registers have functions as fixed displacement, automatic increment, and automatic decrement (see the instruction set reference for details). 4.5 Stack Pointer The Stack is mainly used for storing temporary data, ...
Page 11
Figure 4-4. 1st Instruction Fetch 1st Instruction Execute 2nd Instruction Fetch 2nd Instruction Execute 3rd Instruction Fetch 3rd Instruction Execute 4th Instruction Fetch Figure 4-5 operation using two register operands is executed, and the result is stored back to the ...
Page 12
If an interrupt condition occurs while the corresponding interrupt enable bit is cleared, the Interrupt Flag will be set and remembered until the interrupt is enabled, or the flag is cleared by software. Similarly, if one or ...
Page 13
When using the SEI instruction to enable interrupts, the instruction following SEI will be exe- cuted before any pending interrupts, as shown in the following example. Assembly Code Example sei sleep; enter sleep, waiting for interrupt ; note: will enter ...
Page 14
SREG – AVR Status Register Bit 0x3F (0x5F) Read/Write Initial Value • Bit 7 – I: Global Interrupt Enable The Global Interrupt Enable bit must be set for the interrupts to be enabled. The individual inter- rupt enable control ...
Page 15
Memories This section describes the different memories in the ATtiny24A/44A/84A. The AVR architecture has two main memory spaces, the Data memory and the Program memory space. In addition, the ATtiny24A/44A/84A features an EEPROM Memory for data storage. All three ...
Page 16
When using register indirect addressing modes with automatic pre-decrement and post-incre- ment, the address registers X, Y, and Z are decremented or incremented. The 32 general purpose working registers, 64 I/O Registers, and the 128/256/512 bytes of inter- nal data ...
Page 17
EEPROM Read/Write Access The EEPROM Access Registers are accessible in the I/O space. The write access times for the EEPROM are given in tion, however, lets the user software detect when the next byte can be written. If the ...
Page 18
The calibrated Oscillator is used to time the EEPROM accesses. Make sure the Oscillator fre- quency is within the requirements described in page 31. 5.3.6 Program Examples The following code examples show one assembly and one C function for erase, ...
Page 19
The next code examples show assembly and C functions for reading the EEPROM. The exam- ples assume that interrupts are controlled so that no interrupts will occur during execution of these functions. Assembly Code Example EEPROM_read: C Code Example unsigned ...
Page 20
... Bit 0 – EEAR8: EEPROM Address This is the most significant EEPROM address bit of ATtiny84A. In devices with less EEPROM, i.e. ATtiny24A/ATtiny44A, this bit is reserved and will always read zero. The initial value of the EEPROM Address Register (EEAR) is undefined and a proper value must therefore be written before the EEPROM is accessed ...
Page 21
... Initial Value • Bit 7 – EEAR7: EEPROM Address This is the most significant EEPROM address bit of ATtiny44A. In devices with less EEPROM, i.e. ATtiny24A, this bit is reserved and will always read zero. The initial value of the EEPROM Address Register (EEAR) is undefined and a proper value must therefore be written before the EEPROM is accessed. • ...
Page 22
Erase and Write operations in two different operations. The Programming times for the different modes are shown in Table 5-1. EEPM1 When EEPE is set ...
Page 23
GPIOR1 – General Purpose I/O Register 1 Bit 0x14 (0x34) Read/Write Initial Value 5.5.7 GPIOR0 – General Purpose I/O Register 0 Bit 0x13 (0x33) Read/Write Initial Value 8183C–AVR–03/ MSB R/W R/W R/W R ...
Page 24
Clock System Figure 6-1 need not be active at a given time. In order to reduce power consumption, the clocks to modules not being used can be halted by using different sleep modes, as described in ment and Sleep ...
Page 25
I/O Clock – clk I/O The I/O clock is used by the majority of the I/O modules, like Timer/Counter. The I/O clock is also used by the External Interrupt module, but note that some external interrupts are detected by ...
Page 26
External Clock To drive the device from an external clock source, CLKI should be driven as shown in on page “0000”. Figure 6-2. When this clock source is selected, start-up times are determined by the SUT Fuses as shown ...
Page 27
By changing the OSCCAL register from SW, see page 31 possible to get a higher calibration accuracy than by using the factory calibration. The accuracy of this calibration is shown as User calibration in When this Oscillator is ...
Page 28
Low-Frequency Crystal Oscillator To use a 32.768 kHz watch crystal as the clock source for the device, the Low-frequency Crystal Oscillator must be selected by setting CKSEL fuses to ‘0110’. The crystal should be connected as shown in For ...
Page 29
Table 6-9. CKSEL[3:1] 100 101 110 111 Notes: The Oscillator can operate in three different modes, each optimized for a specific frequency range. The operating mode is ...
Page 30
Default Clock Source The device is shipped with CKSEL = “0010”, SUT = “10”, and CKDIV8 programmed. The default clock source setting is therefore the Internal Oscillator running at 8.0 MHz with longest start-up time and an initial system ...
Page 31
Register Description 6.5.1 OSCCAL – Oscillator Calibration Register Bit 0x31 (0x51) Read/Write Initial Value • Bits 7:0 – CAL[7:0]: Oscillator Calibration Value The Oscillator Calibration Register is used to trim the Calibrated Internal RC Oscillator to remove process variations ...
Page 32
Bits 3:0 – CLKPS[3:0]: Clock Prescaler Select Bits These bits define the division factor between the selected clock source and the internal system clock. These bits can be written run-time to vary the clock frequency to ...
Page 33
Power Management and Sleep Modes The high performance and industry leading code efficiency makes the AVR microcontrollers an ideal choise for low power applications. In addition, sleep modes enable the application to shut down unused modules in the MCU, ...
Page 34
Analog Comparator can be powered down by setting the ACD bit in parator Control and Status Register” on page mode. If the ADC is enabled, a conversion starts automatically when this mode is entered. 7.1.2 ADC Noise Reduction Mode ...
Page 35
Power Reduction Register The Power Reduction Register (PRR), see vides a method to reduce power consumption by stopping the clock to individual peripherals. When the clock for a peripheral is stopped then: • The current state of the peripheral ...
Page 36
If the reference is kept on in sleep mode, the output can be used immediately. See Reference” on page 41 7.4.5 Watchdog Timer ...
Page 37
Bits 4:3 – SM[1:0]: Sleep Mode Select Bits 1 and 0 These bits select between available sleep modes, as shown in Table 7-2. Note: • Bit 2 – BODSE: BOD Sleep Enable The BODSE bit enables setting of BODS ...
Page 38
System Control and Reset 8.1 Resetting the AVR During reset, all I/O Registers are set to their initial values, and the program starts execution from the Reset Vector. The instruction placed at the Reset Vector must be a RJMP ...
Page 39
Reset Sources The ATtiny24A/44A/84A has four sources of reset: • Power-on Reset. The MCU is reset when the supply voltage is below the Power-on Reset threshold (V • External Reset. The MCU is reset when a low level is ...
Page 40
External Reset An External Reset is generated by a low level on the RESET pin if enabled. Reset pulses longer than the minimum pulse width (see ate a reset, even if the clock is not running. Shorter pulses are ...
Page 41
Watchdog Reset When the Watchdog times out, it will generate a short reset pulse of one CK cycle duration. On the falling edge of this pulse, the delay timer starts counting the Time-out period t “Watchdog Timer” on page ...
Page 42
The Wathdog Timer can also be configured to generate an interrupt instead of a reset. This can be very helpful when using the Watchdog to wake-up from Power-down. To prevent unintentional disabling of the Watchdog or unintentional change of time-out ...
Page 43
Safety Level 2 In this mode, the Watchdog Timer is always enabled, and the WDE bit will always read as one. A timed sequence is needed when changing the Watchdog Time-out period. To change the Watchdog Time-out, the following ...
Page 44
Register Description 8.5.1 MCUSR – MCU Status Register The MCU Status Register provides information on which reset source caused an MCU Reset. Bit 0x34 (0x54) Read/Write Initial Value • Bits 7:4 – Res: Reserved Bits These bits are reserved ...
Page 45
To avoid the Watchdog Reset, WDIE must be set after each interrupt. Table 8-2. WDE • Bit 4 – WDCE: Watchdog Change Enable This bit must be set when ...
Page 46
Bits 5, 2:0 – WDP[3:0]: Watchdog Timer Prescaler and 0 The WDP[3:0] bits determine the Watchdog Timer prescaling when the Watchdog Timer is enabled. The different prescaling values and their corresponding Timeout Periods are shown in ...
Page 47
Interrupts ...
Page 48
Address Labels Code 0x0000 0x0001 0x0002 0x0003 0x0004 0x0005 0x0006 0x0007 0x0008 0x0009 0x000A 0x000B 0x000C 0x000D 0x000E 0x000F 0x0010 ; 0x0011 0x0012 0x0013 0x0014 0x0015 0x0016 ... 9.2 External Interrupts External Interrupts are triggered by the INT0 pin or ...
Page 49
Note that if a level triggered interrupt is used for wake-up from Power-down, the required level must be held long enough for the MCU to complete the wake-up to trigger the level interrupt. If the level disappears before the end ...
Page 50
Register Description 9.3.1 MCUCR – MCU Control Register The External Interrupt Control Register A contains control bits for interrupt sense control. Bit 0x35 (0x55) Read/Write Initial Value • Bits 1:0 – ISC0[1:0]: Interrupt Sense Control 0 Bit 1 and ...
Page 51
Bit 4 – PCIE0: Pin Change Interrupt Enable 0 When the PCIE0 bit is set (one) and the I-bit in the Status Register (SREG) is set (one), pin change interrupt 0 is enabled. Any change on any enabled PCINT[7:0] ...
Page 52
PCMSK0 – Pin Change Mask Register 0 Bit 0x12 (0x32) Read/Write Initial Value • Bits 7:0 – PCINT[7:0]: Pin Change Enable Mask 7:0 Each PCINT[7:0] bit selects whether pin change interrupt is enabled on the corresponding I/O pin. If ...
Page 53
I/O Ports All AVR ports have true Read-Modify-Write functionality when used as general digital I/O ports. This means that the direction of one port pin can be changed without unintentionally changing the direction of any other pin with the ...
Page 54
Ports as General Digital I/O The ports are bi-directional I/O ports with optional internal pull-ups. tional description of one I/O-port pin, here generically called Pxn. Figure 10-2. Note: 10.1.1 Configuring the Pin Each port pin consists of three register ...
Page 55
Toggling the Pin Writing a logic one to PINxn toggles the value of PORTxn, independent on the value of DDRxn. Note that the SBI instruction can be used to toggle one single bit in a port. 10.1.3 Switching Between ...
Page 56
Consider the clock period starting shortly after the first falling edge of the system clock. The latch is closed when the clock is low, and goes transparent when the clock is high, as indicated by the shaded region of the ...
Page 57
Connecting unused pins directly to V accidentally configured as an output. 10.1.7 Program Examples The following code example shows how to set port A pins 0 and 1 high, ...
Page 58
Alternate Port Functions Most port pins have alternate functions in addition to being general digital I/Os. In below is shown how the port pin control signals from the simplified be overridden by alternate functions. Figure 10-5. Pxn PUOExn: PUOVxn: ...
Page 59
Table 10-2 ure 10-5 in the modules having the alternate function. Table 10-2. Signal Name PUOE PUOV DDOE DDOV PVOE PVOV PTOE DIEOE DIEOV DI AIO The following subsections shortly describe the alternate functions for each port, and relate the ...
Page 60
Alternate Functions of Port A The Port A pins with alternate function are shown in Table 10-3. • Port A, Bit 0 – ADC0/AREF/PCINT0 • ADC0: Analog to Digital Converter, Channel 0 • AREF: External Analog Reference for ADC. ...
Page 61
Port A, Bit 1 – ADC1/AIN0/PCINT1 • ADC1: Analog to Digital Converter, Channel 1 • AIN0: Analog Comparator Positive Input. Configure the port pin as input with the internal pull- up switched off to avoid the digital port function ...
Page 62
Port A, Bit 6 – ADC6/DI/SDA/MOSI/OC1A/PCINT6 • ADC6: Analog to Digital Converter, Channel 6 • SDA: Two-wire mode Serial Interface Data. • DI: Data Input in USI Three-wire mode. USI Three-wire mode does not override normal port functions, so ...
Page 63
Table 10-5. Signal Name PUOE PUOV DDOE DDOV PVOE PVOV PTOE DIEOE DIEOV DI AIO Table 10-6. Signal Name PUOE PUOV DDOE DDOV PVOE PVOV PTOE DIEOE DIEOV DI AIO 8183C–AVR–03/11 Overriding Signals for Alternate Functions in PA[4:2] PA4/ADC4/USCK/SCL/T1/ PCINT4 ...
Page 64
Alternate Functions of Port B The Port B pins with alternate function are shown in Table 10-7. • Port B, Bit 0 – XTAL1/PCINT8 • XTAL1: Chip Clock Oscillator pin 1. Used for all chip clock sources except internal ...
Page 65
Port B, Bit 3 – RESET/dW/PCINT11 • RESET: External Reset input is active low and enabled by unprogramming (“1”) the RSTDISBL Fuse. Pullup is activated and output driver and digital input are deactivated when the pin is used as ...
Page 66
Table 10-9. Signal Name PUOE PUOV DDOE DDOV PVOE PVOV PTOE DIEOE DIEOV DI AIO 1. 2. 10.3 Register Description 10.3.1 MCUCR – MCU Control Register Bit 0x35 (0x55) Read/Write Initial Value • Bit 6 – PUD: Pull-up Disable When ...
Page 67
PINA – Port A Input Pins Bit 0x19 (0x39) Read/Write Initial Value 10.3.5 PORTB – Port B Data Register Bit 0x18 (0x38) Read/Write Initial Value 10.3.6 DDRB – Port B Data Direction Register Bit 0x17 (0x37) Read/Write Initial Value ...
Page 68
Timer/Counter0 with PWM 11.1 Features • Two Independent Output Compare Units • Double Buffered Output Compare Registers • Clear Timer on Compare Match (Auto Reload) • Glitch Free, Phase Correct Pulse Width Modulator (PWM) • Variable PWM Period ...
Page 69
Registers The Timer/Counter (TCNT0) and Output Compare Registers (OCR0A and OCR0B) are 8-bit registers. Interrupt request (abbreviated to Int.Req. in Timer Interrupt Flag Register (TIFR0). All interrupts are individually masked with the Timer Inter- rupt Mask Register (TIMSK0). TIFR0 ...
Page 70
Figure 11-2. Signal description (internal signals): count direction clear clk top bottom Depending of the mode of operation used, the counter is cleared, incremented, or decremented at each timer clock (clk selected by the Clock Select bits (CS0[2:0]). When no ...
Page 71
Figure 11-3. The OCR0x Registers are double buffered when using any of the Pulse Width Modulation (PWM) modes. For the normal and Clear Timer on Compare (CTC) modes of operation, the dou- ble buffering is disabled. The double buffering synchronizes ...
Page 72
The setup of the OC0x should be performed before setting the Data Direction Register for the port pin to output. The easiest way of setting the OC0x value is to use the Force Output Com- pare (0x) strobe bits in ...
Page 73
Compare Output Mode and Waveform Generation The Waveform Generator uses the COM0x[1:0] bits differently in Normal, CTC, and PWM modes. For all modes, setting the COM0x[1: tells the Waveform Generator that no action on the OC0x Register ...
Page 74
Figure 11-5. TCNTn OCn (Toggle) Period An interrupt can be generated each time the counter value reaches the TOP value by using the OCF0A Flag. If the interrupt is enabled, the interrupt handler routine can be used for updating the ...
Page 75
PWM mode is shown in shown as a histogram for illustrating the single-slope operation. The diagram includes non- inverted and inverted PWM outputs. The small horizontal line marks on the TCNT0 slopes repre- sent Compare Matches between OCR0x and TCNT0. ...
Page 76
OC0A toggle in CTC mode, except the double buffer feature of the Output Com- pare unit is enabled in the fast PWM mode. 11.7.4 Phase Correct PWM Mode The phase correct PWM mode (WGM0[2: ...
Page 77
PWM output can be generated by setting the COM0x[1:0] to three: Setting the COM0A0 bits to one allows the OC0A pin to toggle on Compare Matches if the WGM02 bit is set. This option is not available for the OC0B ...
Page 78
Figure 11-9. clk I/O clk Tn (clk /8) I/O TCNTn TOVn Figure 11-10 on page 78 except CTC mode and PWM mode, where OCR0A is TOP. Figure 11-10. Timer/Counter Timing Diagram, Setting of OCF0x, with Prescaler (f clk I/O clk ...
Page 79
Register Description 11.9.1 TCCR0A – Timer/Counter Control Register A Bit 0x30 (0x50) Read/Write Initial Value • Bits 7:6 – COM0A[1:0]: Compare Match Output A Mode These bits control the Output Compare pin (OC0A) behavior. If one or both of ...
Page 80
Table 11-4 correct PWM mode. Table 11-4. COM0A1 Note: • Bits 5:4 – COM0B[1:0]: Compare Match Output B Mode These bits control the Output Compare pin (OC0B) behavior. If one or both of the COM0B[1:0] bits ...
Page 81
Table 11-7 correct PWM mode. Table 11-7. COM0B1 Note: • Bits 3:2 – Res: Reserved Bits These bits are reserved in the ATtiny24A/44A and will always read as zero. • Bits 1:0 – WGM0[1:0]: Waveform Generation ...
Page 82
TCCR0B – Timer/Counter Control Register B Bit 0x33 (0x53) Read/Write Initial Value • Bit 7 – FOC0A: Force Output Compare A The FOC0A bit is only active when the WGM bits specify a non-PWM mode. However, for ensuring compatibility ...
Page 83
Table 11-9. CS02 external pin modes are used for the Timer/Counter0, transitions on the T0 pin will clock the counter even if the pin is configured as an output. This feature allows software control of ...
Page 84
Bit 2 – OCIE0B: Timer/Counter Output Compare Match B Interrupt Enable When the OCIE0B bit is written to one, and the I-bit in the Status Register is set, the Timer/Counter Compare Match B interrupt is enabled. The corresponding interrupt ...
Page 85
Timer/Counter1 12.1 Features • True 16-bit Design (i.e., Allows 16-bit PWM) • Two independent Output Compare Units • Double Buffered Output Compare Registers • One Input Capture Unit • Input Capture Noise Canceler • Clear Timer on Compare ...
Page 86
Most register and bit references in this section are written in general form. A lower case “n” replaces the Timer/Counter number, and a lower case “x” replaces the Output Compare unit channel. However, when using the register or bit defines ...
Page 87
Compatibility The 16-bit Timer/Counter has been updated and improved from previous versions of 16-bit AVR Timer/Counter. This 16-bit Timer/Counter is fully compatible with the earlier version regarding: • All 16-bit Timer/Counter related I/O Register address locations, including Timer Interrupt ...
Page 88
Description of internal signals used in Count Direction Clear clk TOP BOTTOM The 16-bit counter is mapped into two 8-bit I/O memory locations: Counter High (TCNT1H) con- taining the upper eight bits of the counter, and Counter Low (TCNT1L) containing ...
Page 89
Figure 12-3. WRITE ICPn When a change of the logic level (an event) occurs on the Input Capture pin (ICP1), alternatively on the Analog Comparator output (ACO), and this change confirms to the setting of the edge detector, a capture ...
Page 90
Be aware that changing trigger source can trigger a capture. The Input Capture Flag must therefore be cleared after the change. Both the Input Capture pin (ICP1) and the Analog Comparator output (ACO) inputs are sampled using the same ...
Page 91
Waveform Generator for handling the special cases of the extreme values in some modes of operation A special feature of Output Compare unit A allows it to define the Timer/Counter TOP value (i.e., counter resolution). In ...
Page 92
Then when the low byte (OCR1xL) is written to the lower eight bits, the high byte will be copied into the upper 8-bits of either the OCR1x buffer or OCR1x Compare Register in the same ...
Page 93
Figure 12-5. COMnx1 COMnx0 FOCnx clk I/O The general I/O port function is overridden by the Output Compare (OC1x) from the Waveform Generator if either of the COM1x[1:0] bits are set. However, the OC1x pin direction (input or out- put) ...
Page 94
Modes of Operation The mode of operation, i.e., the behavior of the Timer/Counter and the Output Compare pins, is defined by the combination of the Waveform Generation mode (WGM1[3:0]) and Compare Out- put mode (COM1x[1:0]) bits. The Compare Output ...
Page 95
Figure 12-6. TCNTn OCnA (Toggle) Period An interrupt can be generated at each time the counter value reaches the TOP value by either using the OCF1A or ICF1 flag according to the register used to define the TOP value. If ...
Page 96
High frequency allows physically small sized external components (coils, capaci- tors), hence reduces total system cost. The PWM resolution for fast PWM can be fixed to 8-, 9-, or 10-bit, or defined by either ICR1 or OCR1A. The minimum ...
Page 97
ICR1 value written is lower than the current value of TCNT1. The result will then be that the counter will miss the compare match at the TOP value. The counter will then have to count to the MAX value (0xFFFF) ...
Page 98
The PWM resolution for the phase correct PWM mode can be fixed to 8-, 9-, or 10-bit, or defined by either ICR1 or OCR1A. The minimum resolution allowed is 2-bit (ICR1 or OCR1A set to 0x0003), and the maximum resolution ...
Page 99
The reason for this can be found in the time of update of the OCR1x Register. Since the OCR1x update occurs at TOP, the PWM period starts and ends at TOP. This implies that the ...
Page 100
OCR1A set to MAX). The PWM resolution in bits can be calculated using the following equation: In phase and frequency correct PWM mode the counter is incremented until the counter value matches either ...
Page 101
Using the ICR1 Register for defining TOP works well when using fixed TOP values. By using ICR1, the OCR1A Register is free to be used for generating a PWM output on OC1A. However, if the base PWM frequency is actively ...
Page 102
Figure 12-11. Timer/Counter Timing Diagram, Setting of OCF1x, with Prescaler (f clk I/O clk Tn (clk /8) I/O TCNTn OCRnx OCFnx Figure 12-12 frequency correct PWM mode the OCR1x Register is updated at BOTTOM. The timing diagrams will be the ...
Page 103
Figure 12-13. Timer/Counter Timing Diagram, with Prescaler (f (clk TCNTn (CTC and FPWM) TCNTn (PC and PFC PWM) TOVn and ICF n as TOP) OCRnx (Update at TOP) 12.10 Accessing 16-bit Registers The TCNT1, OCR1A/B, and ICR1 are 16-bit registers ...
Page 104
Assembly Code Examples ... ; Set TCNT1 to 0x01FF ldi r17,0x01 ldi r16,0xFF out TCNT1H,r17 out TCNT1L,r16 ; Read TCNT1 into r17:r16 in r16,TCNT1L in r17,TCNT1H ... C Code Examples unsigned int i; ... /* Set TCNT1 to 0x01FF */ ...
Page 105
C Code Example unsigned int TIM16_ReadTCNT1( void ) { } Note: The assembly code example returns the TCNT1 value in the r17:r16 register pair. The following code examples show how atomic write of the TCNT1 Register contents. ...
Page 106
C Code Example void TIM16_WriteTCNT1( unsigned int unsigned char sreg; unsigned int i; /* Save global interrupt flag */ sreg = SREG; /* Disable interrupts */ _CLI(); /* Set TCNT1 TCNT1 = i; /* ...
Page 107
Table 12-2 CTC mode (non-PWM). Table 12-2. COM1A1 COM1B1 Table 12-3 Table 12-3. COM1A1 COM1B1 Note: Table 12-4 phase and frequency correct PWM mode. Table 12-4. COM1A1 COM1B1 Note: 8183C–AVR–03/11 shows COM1x[1:0] bit functionality when WGM1[3:0] bits are set to ...
Page 108
Bits 1:0 – WGM1[1:0]: Waveform Generation Mode Combined with the WGM1[3:2] bits found in the TCCR1B Register, these bits control the count- ing sequence of the counter, the source for maximum (TOP) counter value, and what type of waveform ...
Page 109
When a capture is triggered according to the ICES1 setting, the counter value is copied into the Input Capture Register (ICR1). The event will also set the Input Capture Flag (ICF1), and this can be used to cause an Input ...
Page 110
FOC1A/FOC1B bits are implemented as strobes. Therefore it is the value present in the COM1x[1:0] bits that determine the effect of the forced compare. A FOC1A/FOC1B strobe will not generate any interrupt nor will it clear the timer in Clear ...
Page 111
ICR1H and ICR1L – Input Capture Register 1 Bit 0x25 (0x45) 0x24 (0x44) Read/Write Initial Value The Input Capture is updated with the counter (TCNT1) value each time an event occurs on the ICP1 pin (or optionally on the ...
Page 112
TIFR1 – Timer/Counter Interrupt Flag Register 1 Bit 0x0B (0x2B) Read/Write Initial Value • Bits 7:6 – Res: Reserved Bits These bits are reserved bits in the ATtiny24A/44A/84A and will always read as zero. • Bit 5 – ICF1: ...
Page 113
Timer/Counter Prescaler Timer/Counter0 and Timer/Counter1 share the same prescaler module, but the Timer/Counters can have different prescaler settings. The description below applies to both Timer/Counters used as a general name The Timer/Counter can ...
Page 114
Enabling and disabling of the clock input must be done when Tn has been stable for at least one system clock cycle, otherwise risk that a false Timer/Counter clock pulse is generated. Each half period of the ...
Page 115
When the TSM bit is written to zero, the PSR10 bit is cleared by hardware, and the Timer/Counter start counting. • Bit 0 – PSR10: Prescaler 0 Reset Timer/Counter n When this bit is one, the Timer/Countern ...
Page 116
USI – Universal Serial Interface 14.1 Features • Two-wire Synchronous Data Transfer (Master or Slave) • Three-wire Synchronous Data Transfer (Master or Slave) • Data Received Interrupt • Wakeup from Idle Mode • In Two-wire Mode: Wake-up from All ...
Page 117
The 4-bit counter can be both read and written via the data bus, and it can generate an overflow interrupt. Both the USI Data Register and the counter are clocked simultaneously by the same clock source. This allows the counter ...
Page 118
Figure 14-3. CYCLE USCK USCK DO DI The three-wire mode timing is shown in erence. One bit is shifted into the USI Data Register (USIDR) for each of these cycles. The USCK timing is shown for both external clock modes. ...
Page 119
SPITransfer_loop: The code is size optimized using only eight instructions (plus return). The code example assumes that the DO and USCK pins have been enabled as outputs in DDRA. The value stored in register r16 prior to the function ...
Page 120
SPI Slave Operation Example The following code demonstrates how to use the USI module as a SPI Slave: init: ... SlaveSPITransfer: SlaveSPITransfer_loop: The code is size optimized using only eight instructions (plus return). The code example assumes that the ...
Page 121
Figure 14-4. The data direction is not given by the physical layer. A protocol, like the one used by the TWI- bus, must be implemented to control the data flow. Figure 14-5. SDA SCL Referring to the timing diagram 1. ...
Page 122
After eight bits containing slave address and data direction (read or write) have been transferred, the slave counter overflows and the SCL line is forced low (D). If the slave is not the one the master has addressed, it ...
Page 123
Alternative USI Usage The flexible design of the USI allows used for other tasks when serial communication is not needed. Below are some examples. 14.4.1 Half-Duplex Asynchronous Data Transfer Using the USI Data Register in three-wire ...
Page 124
Data Register can therefore be clocked externally and data input sampled, even when outputs are disabled. Table 14-1. USIWM1 Note: • Bits 3:2 – USICS[1:0]: Clock Source Select These bits set the clock source for the ...
Page 125
Table 14-2 source used for the USI Data Register and the 4-bit counter. Table 14-2. USICS1 • Bit 1 – USICLK: Clock Strobe Writing a one to this bit location strobes the USI ...
Page 126
If USISIE bit in USICR and the Global Interrupt Enable Flag are set, an interrupt will be gener- ated when this flag is set. The flag will only be cleared by writing a logical one to the USISIF bit. Clearing ...
Page 127
Note that even when no wire mode is selected (USIWM[1: both the external data input (DI/SDA) and the external clock input (USCK/SCL) can still be used by the USI Data Register. The output pin (DO or SDA, depending ...
Page 128
Analog Comparator The analog comparator compares the input values on the positive pin AIN0 and negative pin AIN1. When the voltage on the positive pin AIN0 is higher than the voltage on the negative pin AIN1, the Analog Comparator ...
Page 129
If ACME is cleared or ADEN is set, AIN1 is applied to the negative input to the analog comparator. Table 15-1. ACME 15.2 Register Description 15.2.1 ACSR – Analog ...
Page 130
I-bit in SREG is set. ACI is cleared by hardware when executing the corresponding inter- rupt handling vector. Alternatively, ACI is cleared by writing a logic one to the flag. • Bit 3 – ACIE: Analog Comparator Interrupt ...
Page 131
DIDR0 – Digital Input Disable Register 0 Bit 0x01 (0x21) Read/Write Initial Value • Bits 2:1 – ADC2D, ADC1D: ADC[2:1] Digital input buffer disable When this bit is written logic one, the digital input buffer on the AIN1/0 pin ...
Page 132
Analog to Digital Converter 16.1 Features • 10-bit Resolution • 1 LSB Integral Non-linearity • ±2 LSB Absolute Accuracy • 13 µs Conversion Time • 15 kSPS at Maximum Resolution • Eight Multiplexed Single Ended Input Channels • Twelve ...
Page 133
Figure 16-1. 16.3 Operation In order to be able to use the ADC the Power Reduction bit, PRADC, in the Power Reduction Register must be disabled. This is done by clearing the PRADC bit. See tion Register” on page 37 ...
Page 134
The ADC voltage reference is selected by writing the REFS[1:0] bits in the ADMUX reg- ister. Alternatives are the V The analog input channel and differential gain are selected by writing to the MUX bits in ADMUX. Any of ...
Page 135
However, the Interrupt Flag must be cleared in order to trigger a new conversion at the next interrupt event. Figure 16-2. Using the ADC Interrupt Flag as a trigger source makes the ADC start ...
Page 136
The ADC module contains a prescaler, as illustrated in ates an acceptable ADC clock frequency from any CPU frequency above 100 kHz. The prescaling is set by the ADPS bits in ADCSRA. The prescaler starts counting from the moment the ...
Page 137
ADC clock cycles after the rising edge on the trigger source signal. Three additional CPU clock cycles are used for synchronization logic. Figure 16-6. Cycle Number ADC Clock Trigger Source ADATE ADIF ADCH ...
Page 138
For a summary of conversion times, see Table 16-1. Condition First conversion Normal conversions Auto Triggered conversions Free Running conversion 16.6 Changing Channel or Reference Selection The MUX[5:0] and REFS[1:0] bits in the ADMUX Register are single buffered through a ...
Page 139
Since the next conversion has already started automatically, the next result will reflect the previous channel selection. Subsequent conversions will reflect the new channel selection. 16.6.2 ADC Voltage Reference The ADC reference voltage (V channels that exceed V ...
Page 140
In order to avoid distortion from unpredictable signal convolution, signal components higher than the Nyquist frequency (f quency components with a low-pass filter before applying the signals as inputs to the ADC. Figure 16-8. Note: 16.9 Noise Canceling Techniques Digital ...
Page 141
Offset: The deviation of the first transition (0x000 to 0x001) compared to the ideal transition (at 0.5 LSB). Ideal value: 0 LSB. Figure 16-9. • Gain Error: After adjusting for offset, the Gain Error is found as the deviation ...
Page 142
Figure 16-12. Differential Non-linearity (DNL) • Quantization Error: Due to the quantization of the input voltage into a finite number of codes, a range of input voltages (1 LSB wide) will code to the same value. Always ± 0.5 LSB. ...
Page 143
Bipolar Differential Conversion If differential channels and a bipolar input mode are used, the result is where V and V REF 0x200 (-512d) through 0x1FF (+511d). The GAIN is either 1x or 20x. Note that if the user wants ...
Page 144
Register Description 16.13.1 ADMUX – ADC Multiplexer Selection Register Bit 0x07 (0x27) Read/Write Initial Value • Bits 7:6 – REFS[1:0]: Reference Selection Bits These bits select the voltage reference for the ADC, as shown in Table 16-3. REFS1 0 ...
Page 145
ADC, then changing multiplexer settings and then turn on the ADC. Alternatively, the first conversion results after changing multiplexer settings should be discarded. Table 16-4. Single Ended Input ADC0 (PA0) ADC1 (PA1) ADC2 (PA2) ...
Page 146
Table 16-5. Positive Differential Input ADC2 (PA2) ADC3 (PA3) ADC4 (PA4) ADC5 (PA5) ADC6 (PA6) ADC7 (PA7) 1. For offset calibration purpose the offset of the certain differential channels can be measure by selecting the same input for both negative ...
Page 147
Bit 6 – ADSC: ADC Start Conversion In Single Conversion mode, write this bit to one to start each conversion. In Free Running mode, write this bit to one to start the first conversion. The first conversion after ADSC ...
Page 148
ADCL and ADCH – ADC Data Register 16.13.3.1 ADLAR = 0 Bit 0x05 (0x25) 0x04 (0x24) Read/Write Initial Value 16.13.3.2 ADLAR = 1 Bit 0x05 (0x25) 0x04 (0x24) Read/Write Initial Value When an ADC conversion is complete, the result ...
Page 149
Bit 6 – ACME: Analog Comparator Multiplexer Enable See “ADCSRB – ADC Control and Status Register B” on page • Bit 5 – Res: Reserved Bit This is a reserved bit in ATtiny24A/44A/84A. For compatibility with future devices always ...
Page 150
On-chip Debug System 17.1 Features • Complete Program Flow Control • Emulates All On-chip Functions, Both Digital and Analog , except RESET Pin • Real-time Operation • Symbolic Debugging Support (Both at C and Assembler Source Level, or ...
Page 151
When designing a system where debugWIRE will be used, the following must be observed: • Pull-Up resistor on the dW/(RESET) line must be in the range of 10k to 20 kΩ. However, the pull-up resistor is optional. • Connecting the ...
Page 152
Self-Programming the Flash The device provides a Self-Programming mechanism for downloading and uploading program code by the MCU itself. The Self-Programming can use any available data interface and associ- ated protocol to read code and write (program) that code ...
Page 153
If the EEPROM is written in the middle of an SPM Page Load operation, all data loaded will be lost. 18.3 Performing a Page Write To execute Page Write, set up the address in the Z-pointer, write “00000101” to SPMCSR ...
Page 154
EEPROM Write Prevents Writing to SPMCSR Note that an EEPROM write operation will block all software programming to Flash. Reading the Fuses and Lock bits from software will also be prevented during the EEPROM write operation recommended ...
Page 155
To read the Fuse High Byte (FHB), simply replace the address in the Z-pointer with 0x0003 and repeat the procedure above. If successful, the contents of the destination register are as follows. Bit Rd Refer to To read the Fuse ...
Page 156
Preventing Flash Corruption During periods of low V too low for the CPU and the Flash to operate properly. These issues are the same as for board level systems using the Flash, and the same design solutions should be ...
Page 157
See details. • Bit 4 – CTPB: Clear Temporary Page Buffer If the CTPB bit is written while filling the temporary page buffer, the temporary page buffer will be cleared and the data will ...
Page 158
Memory Programming This section describes the different methods for programming ATtiny24A/44A/84A memories. 19.1 Program And Data Memory Lock Bits The ATtiny24A/44A/84A provides two lock bits which can be left unprogrammed (“1”) or can be programmed (“0”) to obtain the ...
Page 159
Fuse Bytes The ATtiny24A/44A/84A have three fuse bytes. describe the functionality of all the fuses and how they are mapped into the fuse bytes. Note that the fuses are read as logical zero, “0”, if they are programmed. Table ...
Page 160
Table 19-5. Fuse Low Byte CKDIV8 CKOUT (3) SUT1 (3) SUT0 CKSEL3 CKSEL2 CKSEL1 CKSEL0 Notes: Note that fuse bits are locked if Lock Bit 1 (LB1) is programmed. Fuse bits should be pro- grammed before lock bits. The status ...
Page 161
... Signature Data from Software” on page 19.4 Page Size Table 19-8. Device ATtiny24A ATtiny44A ATtiny84A Table 19-9. Device ATtiny24A ATtiny44A ATtiny84A 8183C–AVR–03/11 154. Device Signature Bytes Signature Byte 0 0x1E 0x1E 0x1E Table 19-6 on page 154. No. of Words in a Page and No. of Pages in the Flash ...
Page 162
Serial Programming Both the Flash and EEPROM memory arrays can be programmed using the serial SPI bus while RESET is pulled to GND. The serial interface consists of pins SCK, MOSI (input) and MISO (out- put). See Figure 19-1. ...
Page 163
Depending on CKSEL Fuses, a valid clock must be present. The minimum low and high periods for the serial clock (SCK) input are defined as follows: • Low:> 2 CPU clock cycles for f • High:> 2 CPU clock cycles ...
Page 164
At the end of the programming session, RESET can be set high to commence normal operation. 8. Power-off sequence (if needed): Set RESET to “1”. Turn V Table 19-11. Minimum Wait Delay Before Writing the Next Flash or EEPROM ...
Page 165
... Refer to the correspondig section for Fuse and Lock bits, Calibration and Signature bytes and Page size. 6. Instructions accessing program memory use a word address. This address may be random within the page range. 7. See http://www.atmel.com/avr for Application Notes regarding programming and programmers. Figure 19-2. ...
Page 166
After data is loaded to the page buffer, program the EEPROM page, see 165. 19.6 High-voltage Serial Programming This section describes how to program and verify Flash Program memory, EEPROM Data mem- ory, Lock bits and Fuse bits in the ...
Page 167
Enter High-voltage Serial Programming Mode The following algorithm puts the device in High-voltage Serial Programming mode: 1. Set Prog_enable pins listed in to 0V. 2. Apply 4.5 - 5.5V between V the next 20 µs. 3. Wait 20 - ...
Page 168
Considerations for Efficient Programming The loaded command and address are retained in the device during programming. For efficient programming, the following should be considered. • The command needs only be loaded once when writing or reading multiple memory locations. ...
Page 169
Figure 19-4. PROGRAM MEMORY Figure 19-5. SDI PA6 SII PA5 SDO PA4 SCI PB0 19.7.5 Programming the EEPROM The EEPROM is organized in pages, see EEPROM, the data is latched into a page buffer. This allows one page of data ...
Page 170
Reading the Flash The algorithm for reading the Flash memory is as follows (refer to 1. Load Command "Read Flash". 2. Read Flash Low and High Bytes. The contents at the selected address are available at serial output SDO. ...
Page 171
Table 19-16. High-voltage Serial Programming Instruction Set for ATtiny24A/44A/84A (Continued) Instruction Instr.1/5 SDI 0_0000_0010_00 Load “Read Flash” SII 0_0100_1100_00 Command SDO x_xxxx_xxxx_xx SDI 0_bbbb_bbbb_00 SII 0_0000_1100_00 Read Flash SDO x_xxxx_xxxx_xx Low and High SDI 0_0000_0000_00 Bytes SII 0_0111_1000_00 SDO x_xxxx_xxxx_xx ...
Page 172
Table 19-16. High-voltage Serial Programming Instruction Set for ATtiny24A/44A/84A (Continued) Instruction Instr.1/5 SDI 0_0010_0000_00 Write Lock SII 0_0100_1100_00 Bits SDO x_xxxx_xxxx_xx SDI 0_0000_0100_00 Read Fuse SII 0_0100_1100_00 Low Bits SDO x_xxxx_xxxx_xx SDI 0_0000_0100_00 Read Fuse SII 0_0100_1100_00 High Bits SDO ...
Page 173
Electrical Characteristics 20.1 Absolute Maximum Ratings* Operating Temperature.................................. -55°C to +125°C Storage Temperature ..................................... -65°C to +150°C Voltage on any Pin except RESET with respect to Ground ................................-0. Voltage on RESET with respect to Ground......-0.5V to +13.0V ...
Page 174
Table 20-1. DC Characteristics. T Symbol Parameter Supply Current, (9) Active Mode I Supply Current, CC (9) Idle Mode Supply Current, (10) Power-Down Mode Notes: 1. Typical values at 25°C. 2. “Min” means the lowest value where the pin is ...
Page 175
Clock Characteristics 20.4.1 Accuracy of Calibrated Internal Oscillator It is possible to manually calibrate the internal oscillator to be more accurate than default factory calibration. Note that the oscillator frequency depends on temperature and voltage. Voltage and temperature characteristics ...
Page 176
System and Reset Characteristics Table 20-4. Symbol V RST t RST V HYST t BOD Note: 20.5.1 Power-On Reset Table 20-5. Symbol V POR V POA SR ON Note: 20.5.2 Brown-Out Detection Table ...
Page 177
ADC Characteristics Table 20-7. ADC Characteristics, Single Ended Channels -40°C to +85°C Symbol Parameter Resolution Absolute accuracy (Including INL, DNL, and Quantization, Gain and Offset Errors) Integral Non-Linearity (INL) (Accuracy after Offset and Gain Calibration) Differential Non-linearity ...
Page 178
Table 20-8. ADC Characteristics, Differential Channels (Unipolar Mode), T Symbol Parameter Resolution Absolute accuracy (Including INL, DNL, and Quantization, Gain and Offset Errors) Integral Non-Linearity (INL) (Accuracy after Offset and Gain Calibration) Gain Error Offset Error Conversion Time Clock Frequency ...
Page 179
Table 20-9. ADC Characteristics, Differential Channels (Bipolar Mode), T Symbol Parameter Resolution Absolute accuracy (Including INL, DNL, and Quantization, Gain and Offset Errors) Integral Non-Linearity (INL) (Accuracy after Offset and Gain Calibration) Gain Error Offset Error Conversion Time Clock Frequency ...
Page 180
Analog Comparator Characteristics Table 20-10. Analog Comparator Characteristics, T Symbol Parameter V Input Offset Voltage AIO I Input Leakage Current LAC Analog Propagation Delay (from saturation to slight overdrive) t APD Analog Propagation Delay (large step change) t Digital ...
Page 181
Table 20-11. Serial Programming Characteristics, T Symbol t CLCL t SHSL t SLSH t OVSH t SHOX Note: 20.9 High-Voltage Serial Programming Characteristics Figure 20-5. SDI (PA6), SII (PA5) Table 20-12. High-voltage Serial Programming Characteristics Symbol t SHSL t SLSH ...
Page 182
Typical Characteristics The data contained in this section is largely based on simulations and characterization of similar devices in the same process and design methods. Thus, the data should be treated as indica- tions of how the part will ...
Page 183
Table 21-2. PRR bit PRTIM1 PRTIM0 PRUSI PRADC 21.1.1 Example Calculate the expected current consumption in idle mode with USI, TIMER0, and ADC enabled add 5% for the USI, 10% for TIMER0, and 20% for the ...
Page 184
Figure 21- Figure 21- ATtiny24A/44A/84A 184 Active Supply Current vs. Frequency MHz, PRR = 0xFF Frequency (MHz) Active ...
Page 185
Figure 21-4. 1,2 0,8 0,6 0,4 0,2 Figure 21-5. 0,14 0,12 0,1 0,08 0,06 0,04 0,02 0 8183C–AVR–03/11 Active Supply Current vs. V Internal RC Oscillator, 1 MHz 1 0 1,5 2 2,5 3 Active Supply Current vs. V Internal ...
Page 186
Current Consumption in Idle Mode Figure 21-6. 0,14 0,12 0,1 0,08 0,06 0,04 0,02 0 Figure 21-7. 4 3,5 3 2,5 2 1,5 1 0,5 0 ATtiny24A/44A/84A 186 Idle Supply Current vs. Low Frequency 0.1 - 1.0 MHz, PRR ...
Page 187
Figure 21-8. 2 1,8 1,6 1,4 1,2 1 0,8 0,6 0,4 0,2 0 Figure 21-9. 0,4 0,35 0,3 0,25 0,2 0,15 0,1 0,05 0 8183C–AVR–03/11 Idle Supply Current vs. V Internal RC Oscillator, 8 MHz 1,5 2 2,5 3 Idle ...
Page 188
Figure 21-10. Idle Supply Current vs. V 0,03 0,025 0,02 0,015 0,01 0,005 0 21.2.3 Current Consumption in Power-down Mode Figure 21-11. Power-down Supply Current vs. V 0,8 0,6 0,4 0,2 0 1,5 ATtiny24A/44A/84A 188 CC Internal RC Oscillator, 128 ...
Page 189
Figure 21-12. Power-down Supply Current vs 21.2.4 Current Consumption in Reset Figure 21-13. Reset Supply Current vs. V 0,16 0,14 0,12 0,1 0,08 0,06 0,04 0,02 8183C–AVR–03/11 Watchdog Timer Enabled 1,5 2 2,5 ...
Page 190
Figure 21-14. Reset Supply Current vs 2,5 2 1,5 1 0,5 0 21.2.5 Current Consumption of Peripheral Units Figure 21-15. ADC Current vs. V 600 500 400 300 200 100 0 ATtiny24A/44A/84A 190 MHz, Excluding ...
Page 191
Figure 21-16. AREF Pin Current vs. Pin Voltage 200 180 160 140 120 100 Figure 21-17. Analog Comparator Current vs. V 160 140 120 100 8183C–AVR–03/11 0 1 ...
Page 192
Figure 21-18. Programming Current vs. V 10000 9000 8000 7000 6000 5000 4000 3000 2000 1000 0 1 Figure 21-19. Brownout Detector Current vs ATtiny24A/44A/84A 192 ...
Page 193
Figure 21-20. Watchdog Timer Current vs. V 21.2.6 Pull-up Resistors Figure 21-21. Pull-up Resistor Current vs. Input Voltage 8183C–AVR–03/ 1,5 2 2,5 3 I/O Pin, ...
Page 194
Figure 21-22. Pull-up Resistor Current vs. Input Voltage Figure 21-23. Pull-up Resistor Current vs. Input Voltage 160 140 120 100 ATtiny24A/44A/84A 194 I/O Pin ...
Page 195
Figure 21-24. Reset Pull-up Resistor Current vs. Reset Pin Voltage Figure 21-25. Reset Pull-up Resistor Current vs. Reset Pin Voltage 8183C–AVR–03/ 1. ...
Page 196
Figure 21-26. Reset Pull-up Resistor Current vs. Reset Pin Voltage 120 100 21.2.7 Output Driver Strength Figure 21-27. V 1,2 1 0,8 0,6 0,4 0,2 0 ATtiny24A/44A/84A 196 ...
Page 197
Figure 21-28. V 0,6 0,5 0,4 0,3 0,2 0,1 Figure 21-29. V 3,2 2,8 2,6 2,4 2,2 1,8 8183C–AVR–03/11 : Output Voltage vs. Sink Current OL I/O Pin Output Voltage vs. Source ...
Page 198
Figure 21-30. V 5,2 5 4,8 4,6 4,4 4,2 Figure 21-31. V 1,4 1,2 1 0,8 0,6 0,4 0,2 0 ATtiny24A/44A/84A 198 : Output Voltage vs. Source Current OH I/O Pin Output Voltage ...
Page 199
Figure 21-32. V 1,2 0,8 0,6 0,4 0,2 Figure 21-33. V 2,5 1,5 0,5 8183C–AVR–03/11 : Output Voltage vs. Sink Current OL Reset Pin as I/ 0 Output Voltage ...
Page 200
Figure 21-34. V 4,5 4 3,5 3 2,5 2 1,5 1 0,5 0 21.2.8 Input Threshold and Hysteresis (for I/O Ports) Figure 21-35. V 3,5 3 2,5 2 1,5 1 0,5 0 ATtiny24A/44A/84A 200 : Output Voltage vs. Source Current ...