X1288 Xicor, X1288 Datasheet

no-image

X1288

Manufacturer Part Number
X1288
Description
2-Wire RTC Real Time Clock/Calendar/CPU Supervisor with EEPROM
Manufacturer
Xicor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
X1288V
Manufacturer:
XILINX
0
Part Number:
X1288V14IZ-2.7A
Manufacturer:
INTERSIL
Quantity:
20 000
Part Number:
X1288V14IZ-2.7AT1
Manufacturer:
INTERSIL
Quantity:
20 000
Part Number:
X1288V14IZT1
Manufacturer:
INTERSIL
Quantity:
20 000
Part Number:
X1288V14Z
Manufacturer:
EM
Quantity:
100
Preliminary Information
2-Wire
FEATURES
• Real Time Clock/Calendar
• 2 Polled Alarms (Non-volatile)
• Oscillator Compensation on chip
• CPU Supervisor Functions
• Battery Switch or Super Cap Input
• 32K x 8 Bits of EEPROM
• High Reliability
BLOCK DIAGRAM
REV 1.1.30 3/24/04
*I2C is a Trademark of Philips.
PHZ/IRQ
— Tracks time in Hours, Minutes, Seconds and Hun-
— Day of the Week, Day, Month, and Year
— Settable on the Second, Minute, Hour, Day of the
— Repeat Mode (periodic interrupts)
— Internal feedback resistor and compensation
— 64 position Digitally Controlled Trim Capacitor
— 6 digital-frequency adjustment setting to ±30ppm
— Power On Reset, Low Voltage Sense
— Watchdog Timer (SW Selectable: 0.25s, 0.75s,
— 128-Byte Page Write Mode
— 8 modes of Block Lock™ Protection
— Single Byte Write Capability
—Data Retention: 100 years
—Endurance: 100,000 cycles per byte
SCL
SDA
dredths of a Second
Week, Day, or Month
capacitors
1.75s, off)
32.768kHz
RESET
RTC Real Time Clock/Calendar/CPU Supervisor with EEPROM
Interface
Decoder
Serial
Select
X1
X2
Decode
8
Control
Logic
(EEPROM)
Registers
Control/
Compensation
Oscillator
OSC
Watchdog
Timer
Repetitive Alarms &
Temperature Compensation
www.xicor.com
Frequency
Divider
Registers
(SRAM)
Status
New Features
Low Voltage
Reset
1Hz
• 2-Wire™ Interface interoperable with I2C*
• Frequency Output (SW Selectable: Off, 1Hz, 100Hz,
• Low Power CMOS
• Small Package Options
APPLICATIONS
• Utility Meters
• HVAC Equipment
• Audio / Video Components
• Set Top Box / Television
• Modems
• Network Routers, Hubs, Switches, Bridges
• Cellular Infrastructure Equipment
• Fixed Broadband Wireless Equipment
• Pagers / PDA
• POS Equipment
• Test Meters / Fixtures
• Office Automation (Copiers, Fax)
• Home Appliances
• Computer Products
• Other Industrial / Medical / Automotive
— 400kHz data transfer rate
or 32.768kHz)
— 1.25µA Operating Current (Typical)
— 16-Lead SOIC and 14-Lead TSSOP
Alarm
Calendar
Timer
Logic
Compare
Alarm Regs
EEPROM
(EEPROM)
ARRAY
Registers
Keeping
(SRAM)
256K
Time
Circuitry
Battery
Switch
X1288
V
V
CC
BACK
1 of 31

Related parts for X1288

X1288 Summary of contents

Page 1

... Other Industrial / Medical / Automotive OSC Compensation Timer Frequency 1Hz Oscillator Calendar Divider Logic Status Registers Alarm (SRAM) Watchdog Low Voltage Timer Reset www.xicor.com X1288 Battery Time V CC Switch Keeping V Circuitry Registers BACK (SRAM) Compare Alarm Regs (EEPROM) 256K EEPROM ARRAY ...

Page 2

... TSSOP 0–70°C -40–85°C www.xicor.com BACK 13 PHZ/IRQ SCL 6 9 SDA 7 8 Part Number X1288S16-4.5A X1288S16I-4.5A X1288V14-4.5A X1288V14I-4.5A X1288S16 X1288S16I X1288V14 X1288V14I X1288S16-2.7A X1288S16I-2.7A X1288V14-2.7A X1288V14I-2.7A X1288S16-2.7 X1288S16I-2.7 X1288V14-2.7 X1288V14I-2.7 X1288 ...

Page 3

... TRIP =4.38V±112mV TRIP =4.38V±112mV TRIP =4.63V±112mV TRIP =4.63V±112mV TRIP =2.65V±100mV TRIP =2.65V±100mV TRIP =2.85V±100mV TRIP =2.85V±100mV TRIP =4.38V±112mV TRIP =4.38V±112mV TRIP =4.63V±112mV TRIP =4.63V±112mV TRIP www.xicor.com X1288 ...

Page 4

... X1 X1. The X1 pin is the input of an inverting amplifier. An external 32.768kHz quartz crystal is used with the X1288 to supply a timebase for the real time clock. The recommended crystal is a Citizen CFS206-32.768KDZF. Internal compensation circuitry is included to form a complete oscillator circuit. Care should be taken in the placement of the crystal and the layout of the circuit ...

Page 5

... Perfor- 1.5 µA mance Data” 10 µA 10 µ 0 0.2 BACK 0.5 BACK V 0 X1288 ...

Page 6

... SDA 100pF REV 1.1.30 3/24/04 = 400KHz SCL CC BACK , V = GND RESET Max For V = 0.4V OL and PHZ/IRQ www.xicor.com . WC Units Test Conditions pF V OUT 5.0V 5.0V 1316Ω 806Ω 100pF X1288 after ...

Page 7

... SDA IN SDA OUT REV 1.1.30 3/24/04 Parameter t t HIGH LOW t SU:DAT t HD:DAT www.xicor.com Min. Max. Units 400 (1) 50 0.9 1.3 1.3 0.6 0.6 0.6 100 0 0.6 50 (1)(2) 20 +.1Cb 300 (1)(2) 20 +.1Cb 300 400 SU:STO BUF X1288 kHz ns µs µs µs µs µs µs ns µs µ ...

Page 8

... Parameters www.xicor.com t WC Start Condition (2) Typ. Max (1) Typ. Max Min. Typ. Max. 4.50 4.63 4.75 4.25 4.38 4.50 2.75 2.85 2.95 2.55 2.65 2.75 500 100 250 400 10 10 1.7 1.75 1.8 725 750 775 225 250 275 225 250 275 1 1.0 X1288 Units ms ms Units ms Unit µs µ µ ...

Page 9

... Program variation after programming tv TRIP (Programmed at 25°C) V TRIP programming parameters are not 100% Tested. REV 1.1.30 3/24/ 15V 00h 03h/01h Description www.xicor.com X1288 V TRIP t t TSU THD VPH VPO 00h Min ...

Page 10

... X1288 device remains fully operational down to 1.8 volts (Standby Mode). The X1288 device provides 256K bits of EEPROM with 8 modes of BlockLock™ control. The BlockLock allows a safe, secure memory for critical user and configuration data, while allowing a large user storage area ...

Page 11

... X1, X2 The X1 and X2 pins are the input and output, respectively inverting amplifier. An external 32.768kHz quartz crystal is used with the X1288 to supply a timebase for the real time clock. The recommended crystal is a Citizen CFS206-32.768KDZF. Internal compensation circuitry is included to form a complete oscillator circuit ...

Page 12

... H11 H10 0-23 M12 M11 M10 0-59 S12 S11 S10 0-59 DTR2 DTR1 DTR0 ATR2 ATR1 ATR0 Read Only Read Only Read Only Read Only Read Only Read Only X1288 01h xxh xxh xxh xxh xxh xxh xxh xxh 00h 00h 00h 18h ...

Page 13

... The alarm enable bits are located in the MSB of the particular register. When all enable bits are set to ‘0’, there are no alarms. – The user can set the X1288 to alarm every Wednes- day at 8: setting the EDWn*, the EHRn* and EMNn* enable bits to ‘1’ and setting the DWAn*, HRAn* and MNAn* Alarm registers to 8:00 AM Wednesday ...

Page 14

... Years divisible by 100 are not leap years, unless they are also divisible by 400. This means that the year 2000 is a leap year, the year 2100 is not. The X1288 does not correct for the leap year in the year 2100. STATUS REGISTER (SR) The Status Register is located in the CCR memory map at address 003Fh ...

Page 15

... DTR1 and DTR0 are scale bits. DTR1 gives 10 ppm adjustment and DTR0 gives 20 ppm adjustment. A range from -30ppm to +30ppm can be represented th th second using three bits above. www.xicor.com X1288 Interrupt / Alarm Frequency Output Frequency (average of 100 samples) Alarm IRQ output 32.768kHz 100Hz 1Hz ...

Page 16

... A read operation occurring between any of the previ- ous operations will not interrupt the register write operation. POWER ON RESET Application of power to the X1288 activates a Power On Reset Circuit that pulls the RESET pin active. This signal provides several benefits. – It prevents the system microprocessor from starting to operate with insuffi ...

Page 17

... Start Note: All inputs are ignored during the active reset period (t REV 1.1.30 3/24/04 V THRESHOLD RESET PROCEDURE [Optional] CC The X1288 is shipped with a standard V (V TRIP operating and storage conditions. However, in applica- tions where the standard V higher precision is needed in the V X1288 threshold may be adjusted. The procedure is described below, and uses the application of a nonvol- atile write control signal ...

Page 18

... TRIP by measuring the V TRIP value. TRIP program using the following formula TRIP = (Desired Value – Delta) + 0.025V t PURST RVALID 01h 00h 03h 00h X1288 ...

Page 19

... A zero selects a write operation. Refer to Figure 11. After loading the entire Slave Address Byte from the SDA bus, the X1288 compares the device identifier and device select bits with ‘1010111’ or ‘1101111’. Upon a correct compare, the device outputs an acknowledge on the SDA line ...

Page 20

... Data Stable Data Change Start 1 Start A13 A12 A11 A10 www.xicor.com Data Stable Stop 8 9 Acknowledge Slave Address Byte R/W Byte 0 Word Address 1 A8 Byte 1 Word Address 0 A0 Byte 2 Data Byte D0 Byte 3 X1288 ...

Page 21

... Address = 6 REV 1.1.30 3/24/04 Page Write The X1288 has a page write operation initiated in the same manner as the byte write operation; but instead of terminating the write cycle after the first data byte is transferred, the master can transmit up to 127 more bytes to the memory array and more bytes to the clock/control registers ...

Page 22

... Slave Address Byte with the R/W bit set to one, the X1288 issues an acknowledge, then transmits eight data bits. The mas- ter terminates the read operation by not responding with an acknowledge during the ninth clock and issuing a stop condition ...

Page 23

... Random Read Random read operations allows the master to access any location in the X1288. Prior to issuing the Slave Address Byte with the R/W bit set to zero, the master must first perform a “dummy” write operation. ...

Page 24

... Address Data Data K (1) (2) www.xicor.com S t Slave a r Address Data Data Data (n-1) ( any integer greater than 1) X1288 ...

Page 25

... Temp Range -40 to +85°C -40 to +85°C -40 to +85°C -40 to +85°C -10 to +60°C -10 to +60°C -40 to +85°C www.xicor.com X1288 Notes Down to 20ppm if desired °C Typically the value used for most crystals °C pF kΩ For best oscillator performance +25°C Freq Toler. ±20ppm ± ...

Page 26

... RTC. Care needs to be taken in layout of the RTC circuit to avoid noise pickup. Below in Fig- ure suggested layout for the X1286 or X1288 devices. Figure 19. Suggested Layout for Xicor RTC in SO-8 U1 ...

Page 27

... The summary of conditions for backup battery opera- tion is given in Table 9: Vcc Vback Vtrip 5.00 3.00 4.38 5.00 0 4.38 0–1.8 1.8-3.0 4.38 Vcc Vback Vtrip 3.30 3.00 2.65 3.30 0 2.65 0–1.8 1.8–3.0* 2.65 2.65 - 3.30 > Vcc 2.65 www.xicor.com X1288 back Supercapacitor V SS Iback Reset Notes <<1µ <2µA L Timekeeping only Iback Reset <<1µ <2µA* L Timekeeping only up to 3mA ...

Page 28

... Vcc and Vtrip (Condition 2d in Table 9). This will cause the battery to drain quickly as serial bus communica- tion and non-volatile writes will require higher supplier current. REV 1.1.30 3/24/04 PERFORMANCE DATA I Performance BACK I BACK Multi-Lot Process Variation Data 1.4 1.2 1.0 0.8 0.6 0.4 0.2 0 -40 www.xicor.com X1288 vs. Temperature 3.3V 1. Temperature ° ...

Page 29

... NOTE: ALL DIMENSIONS IN INCHES (IN P ARENTHESES IN MILLIMETERS) REV 1.1.30 3/24/04 14-Lead Plastic, TSSOP, Package Code V14 .025 (.65) BSC .169 (4.3) .177 (4.5) .193 (4.9) .200 (5.1) .0075 (.19) .002 (.05) .0118 (.30) .006 (.15) .019 (.50) .029 (.75) Detail A (20X) www.xicor.com .252 (6.4) BSC .047 (1.20) .010 (.25) Gage Plane Seating Plane .031 (.80) .041 (1.05) X1288 ...

Page 30

... NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS) REV 1.1.30 3/24/04 0.014 (0.35) 0.020 (0.51) 0.403 (10.2 ) 0.413 ( 10.5) X 45° 0.0075 (0.19) 0.420" 0.010 (0.25) FOOTPRINT www.xicor.com X1288 0.290 (7.37) 0.393 (10.00) 0.299 (7.60) 0.420 (10.65) 0.092 (2.35) 0.105 (2.65) 0.003 (0.10) 0.012 (0.30) 0.050" Typical 0.050" Typical 0.030" Typical 16 Places ...

Page 31

... A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system affect its safety or effectiveness. REV 1.1.30 3/24/04 www.xicor.com Characteristics subject to change without notice. X1288 ©Xicor, Inc. 2003 Patents Pending ...

Related keywords