MC100LVEL34DT ON Semiconductor, MC100LVEL34DT Datasheet
MC100LVEL34DT
Specifications of MC100LVEL34DT
Related parts for MC100LVEL34DT
MC100LVEL34DT Summary of contents
Page 1
MC100LVEL34 3.3V ECL ÷ 2, ÷ 4, ÷ 8 Clock Generation Chip Description The MC100LVEL34 is a low skew ÷ 2, ÷ 4, ÷ 8 clock generation chip designed explicitly for low skew clock generation applications. The internal dividers are ...
Page 2
÷ ÷ ÷ Warning: All V and V pins must be externally connected ...
Page 3
Table 4. MAXIMUM RATINGS Symbol Parameter V PECL Mode Power Supply CC V NECL Mode Power Supply EE V PECL Mode Input Voltage I NECL Mode Input Voltage I Output Current out I V Sink/Source Operating Temperature ...
Page 4
Table 6. 100LVEL DC CHARACTERISTICS, NECL Symbol Characteristic I Power Supply Current EE I Power Supply Current EE V Output HIGH Voltage (Note Output LOW Voltage (Note Input HIGH Voltage (Single−Ended Input ...
Page 5
There are two distinct functional relationships between the Master Reset and Clock: MR CLK CASE 1: If the MR is deasserted (H−L), while the Clock is still high, the outputs will follow the second ensuing clock ...
Page 6
JITTER OUT 100 0 0 500 FREQUENCY (MHz) Figure Driver Device Figure 5. Typical Termination for Output Driver ...
Page 7
... MC100LVEL34D MC100LVEL34DG MC100LVEL34DR2 MC100LVEL34DR2G MC100LVEL34DT MC100LVEL34DTG MC100LVEL34DTR2 MC100LVEL34DTR2G †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. *This package is inherently Pb−Free. Resource Reference of Application Notes AN1405/D AN1406/D AN1503/D ...
Page 8
G K −T− SEATING PLANE 0.25 (0.010 PACKAGE DIMENSIONS SO−16 D SUFFIX CASE 751B−05 ISSUE J −B− 0.25 (0.010 ...
Page 9
... −V− C 0.10 (0.004) −T− SEATING D PLANE 16X 0.36 *For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. PACKAGE DIMENSIONS TSSOP−16 CASE 948F−01 ISSUE Ç Ç Ç ...
Page 10
... Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada Fax: 303− ...