ISL6227EVAL1 Intersil, ISL6227EVAL1 Datasheet

no-image

ISL6227EVAL1

Manufacturer Part Number
ISL6227EVAL1
Description
EVALUATION BOARD 1 ISL6227
Manufacturer
Intersil
Datasheets

Specifications of ISL6227EVAL1

Main Purpose
Special Purpose DC/DC, DDR Memory Supply
Outputs And Type
2, Non-Isolated
Voltage - Output
0.9 ~ 5.5V
Voltage - Input
5 ~ 24V
Regulator Topology
Buck
Frequency - Switching
300kHz
Board Type
Fully Populated
Utilized Ic / Part
ISL6227
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
This document describes the setup procedure for the
ISL6227 Evaluation Board DDR implementation. For
information about the dual switcher application, please refer
to the ISL6227EVAL2 Evaluation Board Setup Procedure.
General Description
The ISL6227 can control two output voltages adjustable from
0.9V to 5.5V. The ISL6227 combines two synchronous PWM
voltage regulators into a single IC. When the DDR pin is set
to high, it transforms the IC into a complete DDR application.
Channel 1 can be set at a fixed 300kHz forced PWM mode or
an automatic mode with hysteretic diode-emulation at light
load and constant-frequency PWM synchronous rectification
at heavy load, assure high efficiency over a wide range of
conditions. Channel 2 is set at fixed 300kHz forced PWM
mode with synchronous rectification because of sinking
current requirement for DDR applications. Both channels use
the lower MOSFET r
high efficiency operations. It is preferred that the input of the
second channel connects to the output of the first channel in
DDR applications.
Voltage-feed-forward ramp modulation, current mode control,
and internal feedback compensation provide fast response to
input voltage and output load transients.
ISL6227 monitors the output voltage of CH1 only by the
voltage on VSEN1 pin. PGOOD1 (power good) signal is
asserted after its soft-start sequence has completed, and the
output voltage within -11%/+15% of the set point. PGOOD2
pin is used to bring the VDDQ/2 into the chip as the
reference voltage of the second channel error amplifier.
Built-in overvoltage protection prevents the output from
going above 115% of the set point by holding the lower
MOSFET on and the upper MOSFET off. When the output
voltage decays below the overvoltage threshold, normal
operation automatically resumes. Once the soft-start
sequence has completed, undervoltage protection will latch
the channel off if the output drops below 75% of its set point
value. There is no overvoltage protection for Channel 2 in
DDR application.
Adjustable overcurrent protection (OCP) monitors the
voltage drop across the r
more precise current-sensing is required, an external current
sense resistor may be used. The OCP threshold can be
adjusted by the resistor on OCSET pin and the current
sensing gain can be adjusted by the resistor from ISEN pin
to the phase node of the converter. Any overcurrent on the
second channel will be reflected to the first channel. There is
no OCP for the second channel.
In order to alleviate the interaction between the two channels
caused by the switching noise, a phase shift has been
implemented on the controller. If the input voltage is above
5V, the VIN pin should connect the input voltage. This would
provide the input voltage feed forward function and
command the second channel 90 degree lagging the first
channel. If the input voltage is at 3.3V, the VIN pin should
connect to ground. This would result in a fixed ramp for the
PWM comparator and command an in-phase operation of
the two channels.
DS(ON)
DS(ON)
®
as the current sense element for
1
of the lower MOSFET. If
Application Note
ISL6227EVAL1 DDR Evaluation Board Setup
1-888-INTERSIL or 321-724-7143
Features
• Provides regulated output voltage in the range of 0.9V–5.5V
• Uses MOSFET r
• Overvoltage, undervoltage and overcurrent protection
• Undervoltage lock-out on VCC pin
• Dual input voltage mode operation
• Excellent dynamic response
• Power-good signal for channel 1 in DDR application
NOTE: Intersil Lead-Free products employ special lead-free material
sets; molding compounds/die attach materials and 100% matte tin
plate termination finish, which is compatible with both SnPb and lead-
free soldering operations. Intersil Lead-Free products are MSL
classified at lead-free peak reflow temperatures that meet or exceed
the lead-free requirements of IPC/JEDEC J Std-020B.
Pinout
Ordering Information
ISL6227CA
ISL6227CAZ
(Note)
ISL6227CA-T
ISL6227CAZ-T
(Note)
- High efficiency over wide load range
- Synchronous buck converter with hysteretic operation at
- Selection of hysteretic/CCM mode on channel 1. Forced
current-sense resistor for precision overcurrent protection
- Operates directly from battery 5V to 24V input
- Operates from 3.3V or 5V system rail
- Combined voltage feed-forward and current mode
PART #
light load
CCM on channel 2 for DDR application
control
All other trademarks mentioned are the property of their respective owners.
|
Intersil (and design) is a registered trademark of Intersil Americas Inc.
PHASE1
OCSET1
UGATE1
LGATE1
June 2004
PGND1
BOOT1
VOUT1
VSEN1
SOFT1
ISL6227 (28 LD SSOP) TOP VIEW
ISEN1
TEMP. (°C)
GND
DDR
-10 to 100 28 Ld SSOP
-10 to 100 28 Ld SSOP (Lead-Free)
-10 to 100 28 Ld SSOP Tape and Reel M28.15
-10 to 100 28 Ld SSOP Tape and Reel
EN1
VIN
DS(ON)
Copyright Intersil Americas Inc. 2004. All Rights Reserved
10
11
12
13
14
1
2
3
4
5
6
7
8
9
for current sensing or uses
(Lead-Free)
PACKAGE
28
27
26
25
24
23
22
21
20
19
18
17
16
15
Procedure
VCC
LGATE2
PGND2
PHASE2
UGATE2
BOOT2
ISEN2
EN2
VOUT2
VSEN2
OCSET2
SOFT2
PG2/REF
PG1
AN1067
M28.15
M28.15
M28.15
DWG #
PKG

Related parts for ISL6227EVAL1

ISL6227EVAL1 Summary of contents

Page 1

... This would result in a fixed ramp for the PWM comparator and command an in-phase operation of the two channels. 1 ISL6227EVAL1 DDR Evaluation Board Setup Features • Provides regulated output voltage in the range of 0.9V–5.5V - High efficiency over wide load range - Synchronous buck converter with hysteretic operation at light load - Selection of hysteretic/CCM mode on channel 1 ...

Page 2

... Automatic Mode) JP2 — shunted toward FCCM (CH1 Fixed PWM Continuous Mode Operation) FIGURE 1. INITIAL SHUNT PLACEMENT FOR ISL6227EVAL1 (see Quick Setup) C21, soft start cap of Ch2 GREEN = VOUT1 within PGOOD RED = VOUT1 outside PGOOD 1. JP5 —shunted toward VINPRG when Vin > ...

Page 3

... DVM to the GND terminal J3. FIGURE 2. WIRING CONNECTIONS FOR ISL6227EVAL1 (see Quick Setup) Set the adjustable 24vdc output voltage to zero volts. Connect the positive terminal (+) of the adjustable 24VDC power supply and the positive terminal (+) of the dvm to VIN terminal J2 ...

Page 4

... What’s Inside This Evaluation Board Kit contains the following materials: • the ISL6227EVAL1 Evaluation Board • the ISL6227EVAL1 Evaluation Board Setup Procedure. What is Needed The following items will be needed to perform a complete evaluation: • 4 channel oscilloscope with probes • 2 electronic loads • ...

Page 5

Step 2: Connect load and measurement equipment 2a. Connect load for VDDQ channel and measurement equipment – Connect the positive terminal (+) of the electronic load and the DVM to the VDDQ terminal J5. Connect the negative terminal (-) of ...

Page 6

... C18 10.0k NI VCC PGOOD J11 GND R15 R16 J14 680 680 CR1 LXA3025IGC-TR RED GREEN VDDQ VOUT1 A Q1 PG1 + + BSS123LT1 C24 C13 NI 220u 5 FIGURE 3. ISL6227EVAL1 SCHEMATIC 10u 10u 25V 25V R1 X5R X5R 100k PHASE 1 VCC' C5 4.7u TP4 10V GND VCC 2 27 ...

Page 7

... R6,R7,R12,R13 DO NOT POPULATE 1 L2 PWR CHOKE COIL,SMD,6x6x3mm,1.5uH,20% 3.2A 1 LABEL, FOR SERIAL NUMBER AND BOM REV # 7 Application Note 1067 Description ON-Semiconductor ON-Semiconductor Vendor MFG. Part No. Intersil ISL6227EVAL1PCB Panasonic EEU-FC1E221 Panasonic ECJ-2VB1H103K Panasonic ECU-V1H153K Panasonic ECJ-2YB1E154K Venkel C1206X7R100-105KNE Venkel C1206X7R100475KNE Sanyo 4TPC220M Kemet ...

Page 8

Application Note 1067 8 ...

Page 9

Application Note 1067 9 ...

Page 10

Application Note 1067 10 ...

Page 11

... Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that the Application Note or Technical Brief is current before proceeding. For information regarding Intersil Corporation and its products, see www.intersil.com 11 Application Note 1067 ...

Related keywords