ISL6548A-6506EVAL1Z Intersil, ISL6548A-6506EVAL1Z Datasheet - Page 7
![no-image](/images/manufacturer_photos/0/3/341/intersil_sml.jpg)
ISL6548A-6506EVAL1Z
Manufacturer Part Number
ISL6548A-6506EVAL1Z
Description
EVALUATION BOARD ISL6548A-6506
Manufacturer
Intersil
Datasheets
1.ISL6548ACRZA-T.pdf
(16 pages)
2.ISL6506BCBZ.pdf
(8 pages)
3.ISL6548A-6506EVAL1Z.pdf
(15 pages)
Specifications of ISL6548A-6506EVAL1Z
Main Purpose
Special Purpose DC/DC, DDR Memory Supply
Outputs And Type
7, Non-Isolated
Power - Output
178W
Voltage - Output
1.8V, 3.3V, 5V, 1.5V, 1.2V, 2.5V, 0.9V
Current - Output
15A, 14A, 14A, 10A, 5A, 5A, 2A
Voltage - Input
3.3V, 5V, 12V
Regulator Topology
Buck
Board Type
Fully Populated
Utilized Ic / Part
ISL6506, ISL6548A
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Frequency - Switching
-
UGATE (Pin 26)
Connect this pin to the upper MOSFET’s gate. This pin
provides the PWM-controlled gate drive for the upper
MOSFET. This pin is also monitored by the adaptive shoot-
through protection circuitry to determine when the upper
MOSFET has turned off. Do not insert any circuitry between
this pin and the gate of the upper MOSFET, as it may
interfere with the internal adaptive shoot-through protection
circuitry and render it ineffective.
LGATE (Pin 28)
Connect this pin to the lower MOSFET’s gate. This pin
provides the PWM-controlled gate drive for the lower
MOSFET. This pin is also monitored by the adaptive shoot-
through protection circuitry to determine when the lower
MOSFET has turned off. Do not insert any circuitry between
this pin and the gate of the lower MOSFET, as it may
interfere with the internal adaptive shoot-through protection
circuitry and render it ineffective.
FB (Pin 15) and COMP (Pin 16)
The V
control loop. FB is the negative input to the voltage loop error
amplifier. The V
resistor divider connected to FB. With a properly selected
divider, V
rail (reduced by converter losses) and the 0.8V reference.
Loop compensation is achieved by connecting an AC
network across COMP and FB.
The FB pin is also monitored for under and overvoltage
events.
PHASE (Pin 24)
Connect this pin to the upper MOSFET’s source. This pin is
used to monitor the voltage drop across the upper MOSFET
for overcurrent protection.
OCSET (Pin 22)
Connect a resistor (R
upper MOSFET. R
(I
set the converter overcurrent (OC) trip point according to the
following equation:
An overcurrent trip cycles the soft-start function.
VDDQ (Pins 7, 8)
The VDDQ pins should be connected externally together to
the regulated V
pins serve as inputs to the V
Reference precision divider.
I
PEAK
OCSET
DDQ
=
), and the upper MOSFET on-resistance (r
DDQ
I
-------------------------------------------------
OCSET
switching regulator employs a single voltage
r
can be set to any voltage between the power
DS ON
DDQ
DDQ
xR
(
OCSET
OCSET
output. During S0/S1 states, the VDDQ
output voltage is set by an external
)
OCSET
, an internal 20µA current source
) from this pin to the drain of the
TT
7
regulator and to the V
DS(ON)
TT
)
ISL6548A
DDR_VTT (Pins 5, 6)
The DDR_VTT pins should be connect externally together.
During S0/S1 states, the DDR_VTT pins serve as the
outputs of the V
regulator is disabled.
DDR_VTTSNS (Pin 9)
VTTSNS is used as the feedback for control of the V
regulator. Connect this pin to the V
point of desired regulation.
VREF_IN (Pin 14)
A capacitor, C
is required. This capacitor and the parallel combination of
the Upper and Lower Divider Impedance (R
time constant for the start up ramp when transitioning from
S3/S4/S5 to S0/S1/S2.
The minimum value for C
following equation:
The calculated capacitance, C
capacitor bank on the V
reaching the current limit of the V
BOOT (Pin 25)
This pin provides ground referenced bias voltage to the
upper MOSFET driver. A bootstrap circuit is used to create a
voltage suitable to drive a logic-level N-channel MOSFET.
PWM4 (Pin 19)
This pin provides the PWM output for the GMCH core
switching regulator. Connect this pin to the PWM input of an
Intersil MOSFET driver.
FB4 (Pin 18) and COMP4 (Pin 17)
The GMCH core switching regulator employs a single
voltage control loop. FB4 is the negative input to the voltage
loop error amplifier. The GMCH core output voltage is set by
an external resistor divider connected to FB4. With a
properly selected divider, V
between the power rail (reduced by converter losses) and
the 0.8V reference. Loop compensation is achieved by
connecting an AC network across COMP4 and FB4.
The FB4 pin is also monitored for undervoltage events.
FB2 (Pin 11)
Connect the output of the V
this pin through a properly sized resistor divider. The voltage
at this pin is regulated to 0.8V. This pin is monitored for
undervoltage events.
C
SS
>
C
------------------------------------------------
10 2A R
VTTOUT
⋅
SS
⋅
TT
⋅
, connected between VREF_IN and ground
U
V
||
DDQ
linear regulator. During S3 state, the V
R
L
TT
SS
rail in a controlled manner without
GMCH
TT_GMCH/CPU
can be found through the
SS
, will charge the output
TT
can be set to any voltage
TT
LDO.
output at the physical
linear regulator to
U
||R
L
), sets the
January 3, 2006
TT
FN9189.2
linear
TT