ISL6548A-6506EVAL1Z Intersil, ISL6548A-6506EVAL1Z Datasheet - Page 2
![no-image](/images/manufacturer_photos/0/3/341/intersil_sml.jpg)
ISL6548A-6506EVAL1Z
Manufacturer Part Number
ISL6548A-6506EVAL1Z
Description
EVALUATION BOARD ISL6548A-6506
Manufacturer
Intersil
Datasheets
1.ISL6548ACRZA-T.pdf
(16 pages)
2.ISL6506BCBZ.pdf
(8 pages)
3.ISL6548A-6506EVAL1Z.pdf
(15 pages)
Specifications of ISL6548A-6506EVAL1Z
Main Purpose
Special Purpose DC/DC, DDR Memory Supply
Outputs And Type
7, Non-Isolated
Power - Output
178W
Voltage - Output
1.8V, 3.3V, 5V, 1.5V, 1.2V, 2.5V, 0.9V
Current - Output
15A, 14A, 14A, 10A, 5A, 5A, 2A
Voltage - Input
3.3V, 5V, 12V
Regulator Topology
Buck
Board Type
Fully Populated
Utilized Ic / Part
ISL6506, ISL6548A
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Frequency - Switching
-
Loading V
positive terminal of an electronic load to the VDDQ post.
Connect the return terminal of the same load to the
corresponding GND post. The maximum load current that
the rail will support prior to entering an over-current condition
is 15A.
Loading V
V
the ability to allow the V
V
of an electronic load to the 5VDUAL post. Connect the return
terminal of the same load to the VDDQ post. The maximum
load current that the rail will support prior to entering an
over-current condition is 15A.
CAUTION: The return terminal of the load must float for this
to work properly.
Loading V
while the regulator sources current, connect the positive
terminal of an electronic load to the DDR_ VTT post.
Connect the return terminal of the same load to the
corresponding GND post. The maximum continuous current
that the rail will support is 2A. Transient loads to 3A are also
supported.
Loading V
while the regulator sinks current, connect the positive
terminal of an electronic load to the VDDQ post. Connect the
return terminal of the same load to the DDR_VTT post. The
maximum continuous current that the rail will support is 2A.
Transient loads to 3A are also supported.
CAUTION: The return terminal of the load must float for this
to work properly.
Loading V
electronic load to the VGMCH post. Connect the return
terminal of the corresponding GND post. The maximum load
supported by this rail is 10A.
Loading V
electronic load to the VDAC post. Connect the return
terminal of the corresponding GND post. The maximum load
supported by this rail is 5A.
Loading V
positive terminal an electronic load to the VTT_GMCH/CPU
post. Connect the return terminal of the corresponding GND
post. The maximum load supported by this rail is 5A.
Loading V
V
the positive terminal of an electronic load to the VGMCH
post. Connect the return terminal of the same load to the
VTT_GMCH/CPU post. The maximum continuous current
that the rail will support is 5A.
CAUTION: The return terminal of the load must float for this
to work properly.
DDQ
DDQ
TT_GMCH/CPU
rail while sinking current, connect the positive terminal
rail does not sink current, however, the ISL6548A has
DDQ_DDR
DDQ_DDR
TT_DDR
TT_DDR
GMCH
DAC
TT_GMCH/CPU
TT_GMCH/CPU
: Connect the positive terminal of an
while the regulator sinks current, connect
: Connect the positive terminal of an
- Sourcing Current: To test V
- Sinking Current: To test V
- Sourcing Current: Connect the
- Sinking Current: Typically, the
DDQ
- Sourcing Current: Connect the
- Sinking Current: To test
rail to do just that. To test the
2
TT_DDR
Application Note 1285
TT_DDR
Loading 5VDUAL: Connect the positive terminal of an
electronic load to the 5VDUAL post. Connect the return
terminal of the corresponding GND post. The maximum load
supported by this rail is 14A.
Loading 3VDUAL: Connect the positive terminal of an
electronic load to the 3VDUAL post. Connect the return
terminal of the corresponding GND post. The maximum load
supported by this rail is 14A.
Operation
APPLY POWER TO THE BOARD
Plug the ATX supply into the mains. If the supply has an AC
switch, turn it on. With the S3 and S5 switches in the
ACTIVE and S5 positions, respectively, the board will be in
the S5 sleep state. Voltages present on the board will be
5VSBY which is supplied by the ATX and 3VDUAL which is
controlled by the ISL6506.
To enable the circuit, toggle the S5 switch to ACTIVE. This
will place the board in the S0 state. All outputs should be
brought up.
EXAMINE START-UP WAVEFORMS AND OUTPUT
QUALITY UNDER VARYING LOADS
Start up is immediate following the transition to the S0 state.
Using an oscilloscope or other laboratory equipment, the
ramp-up and/or regulation of the outputs can be studied.
Loading of the output can be accomplished through the use
of an electronic load. Other methods, such as the use of
discrete power resistors will work for loading as well.
Reference Design
General
The ISL6548A_6506EVAL1Z is an evaluation board that
highlights the operation of the ISL6548A and ISL6506 in an
embedded ACPI and DDR DRAM Memory Power
application. The V
supply 1.8V at a maximum load of 15A. The V
termination supply will track the V
while sourcing or sinking current. The second PWM
controller is designed to supply up to 10A of current at 1.5V
for V
V
“ISL6548A_6506EVAL1Z Schematic” on page 11,
“ISL6548A_6506EVAL1Z Bill of Material” on page 12 and
“ISL6548A_6506EVAL1Z Layout” on page 13).
Power Up And State Transitions
Sleep State Transitions
There are several distinct state transitions that the ISL6548A
and ISL6506 support. These include a Cold/Mechanical Start
(S5 to S0 state transition), Active to Sleep (S0 to S3
transition), Sleep to Active (S3 to S0 transition) and finally
DAC
GMCH
and 1.2V for V
while the single stage LDOs supply 2.5V for
DDQ_DDR
TT_GMCH/CPU
supply has been designed to
DDQ_DDR
. Refer to
supply at 50%
TT_DDR
January 15, 2007
AN1285.0