LP3907SQ-JXQXEV National Semiconductor, LP3907SQ-JXQXEV Datasheet - Page 26

no-image

LP3907SQ-JXQXEV

Manufacturer Part Number
LP3907SQ-JXQXEV
Description
LP3907 EVALUATION BOARD
Manufacturer
National Semiconductor
Series
PowerWise®r
Datasheets

Specifications of LP3907SQ-JXQXEV

Main Purpose
DC/DC, Step Down with LDO
Outputs And Type
4, Non-Isolated
Current - Output
1A, 600mA, 300mA, 300mA
Regulator Topology
Buck
Frequency - Switching
2.1MHz
Board Type
Fully Populated
Utilized Ic / Part
LP3907
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Voltage - Output
-
Voltage - Input
-
Power - Output
-
www.national.com
The above timing diagram details the Power good with delay
with respect to the enable signals EN1, and EN2. The RDY1,
RDY2 are internal signals derived from the output of two com-
parators. Each comparator has been trimmed as follows:
The circuits for EN1 and RDY1 is symmetrical to EN2 and
RDY2, so each reference to EN1 and RDY1 will also work for
EN2 and RDY2 and vice versa.
Comparator Level
HIGH
LOW
Buck Supply Level
Greater than 94%
Less than 85%
Faults Occurring in Counter Delay After Startup
26
If EN1 and RDY1 signals are High at time t1, then the RDY1
signal rising edge triggers the programmable delay counter
(50μs, 50ms, 100ms, 200ms). This delay forces nPOR LOW
between time interval t1 and t2. nPOR is then pulled high after
the programmable delay is completed. Now if EN2 and RDY2
are initiated during this interval the nPOR signal ignores this
event.
If either RDY1or RDY2 were to go LOW at t3 then the pro-
grammable delay is triggered again.
30017881

Related parts for LP3907SQ-JXQXEV