LMX2430EVAL National Semiconductor, LMX2430EVAL Datasheet - Page 36

• Manufacturer Part Number: LMX2430EVAL
• Description: EVALUATION BOARD FOR LMX2430
• Manufacturer: National Semiconductor
• Series: PLLatinum™r

Specifications of LMX2430EVAL

• Main Purpose: Timing, Frequency Synthesizer
• Utilized Ic / Part: LMX2430
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Secondary Attributes: -
• Embedded: -
• Primary Attributes: -
• Lead Free Status / Rohs Status: Not Compliant
• Other names: *LMX2430EVAL

www.national.com
1.0 Functional Description
1.8.3 Digital Filtered Lock Detect Output
A digital filtered lock detect status generated from the phase
detector is also available on the Ftest/LD output pin if se-
lected. The lock detect digital filter compares the difference
bewteen the phases of the inputs to the PFD to an RC
generated delay of approximately 15 ns. If the phase error is
less than the 15 ns RC delay for 5 consecutive reference
Similarly, three separate digital filtered lock detect signals
are routed to the multiplexer. Two of these monitor the lock
status of the individual synthesizers. The third detects the
condition when both the RF and IF synthesizers are in a
(Continued)
36
cycles, the PLL enters a locked state (HIGH). Once in lock,
the RC delay is changed to approximately 30 ns. Once the
phase error becomes greater than the 30 ns RC delay, the
PLL falls out of lock (LOW). When the PLL is in powerdown
mode, the Ftest/LD output is forced LOW. A flow chart of the
digital filtered lock detect output is shown below.
locked state. External circuitry is not required when the
digital filtered lock detect option is selected. Refer to Section
2.10 for details on how to program the different digital filtered
lock detect options.
20053503