SI3210PPQ1-EVB Silicon Laboratories Inc, SI3210PPQ1-EVB Datasheet - Page 121

no-image

SI3210PPQ1-EVB

Manufacturer Part Number
SI3210PPQ1-EVB
Description
BOARD EVAL W/SI3201 INTERFACE
Manufacturer
Silicon Laboratories Inc
Series
ProSLIC®r
Datasheets

Specifications of SI3210PPQ1-EVB

Main Purpose
Interface, Analog Front End (AFE)
Utilized Ic / Part
Si3210
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Secondary Attributes
-
Embedded
-
Primary Attributes
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
4.3. Digital Programmable Gain/Attenua-
See
programmable
computing register values. All values are represented in
2s-complement format.
Note: The values of all indirect registers are undefined follow-
Addr.
Addr.
26
27
26
27
tion
ing the reset state. Shaded areas denote bits that can
be read and written but should be written to zeroes.
functional
Receive Path Digital to Analog Converter Gain/Attenuation.
This register sets gain/attenuation for the receive path. The digitized signal is effectively mul-
tiplied by DACG to achieve gain/attenuation. A value of 0x00 corresponds to – dB gain
(mute). A value of 0x400 corresponds to unity gain. A value of 0x7FF corresponds to a gain
of 6 dB.
Transmit Path Analog to Digital Converter Gain/Attenuation.
This register sets gain/attenuation for the transmit path. The digitized signal is effectively
multiplied by ADCG to achieve gain/attenuation. A value of 0x00 corresponds to – dB gain
(mute). A value of 0x400 corresponds to unity gain. A value of 0x7FF corresponds to a gain
of 6 dB.
D15
Table 42. Digital Programmable Gain/Attenuation Indirect Registers Description
Table 41. Digital Programmable Gain/Attenuation Indirect Registers Summary
D14
gain/attenuation
description
D13
D12
sections
for
D11
guidelines
DACG[11:0]
ADCG[11:0]
D10
of
Description
D9
digital
Rev. 1.45
on
D8
D7
D6
D5
Si3210/Si3211
D4
D3
D2
Reference
D1
Page
48
48
D0
121

Related parts for SI3210PPQ1-EVB