DP83848C-MAU-EK National Semiconductor, DP83848C-MAU-EK Datasheet - Page 64

no-image

DP83848C-MAU-EK

Manufacturer Part Number
DP83848C-MAU-EK
Description
BOARD EVALUATION DP83848C
Manufacturer
National Semiconductor
Datasheets

Specifications of DP83848C-MAU-EK

Main Purpose
Interface, Ethernet
Utilized Ic / Part
DP83848C
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Secondary Attributes
-
Embedded
-
Primary Attributes
-
www.national.com
8.2 AC Specs
8.2.1 Power Up Timing
T2.1.1
T2.1.2
T2.1.3
Dual Function Pins
Become Enabled As Outputs
Parameter
Latch-In of Hardware
Configuration Pins
RESET_N
Hardware
X1 clock
Post Power Up Stabilization
time prior to MDC preamble for
register accesses
Hardware Configuration Latch-
in Time from power up
Hardware Configuration pins
transition to output drivers
MDC
Vcc
Description
MDIO is pulled high for 32-bit serial man-
agement initialization
X1 Clock must be stable for a min. of
167ms at power up.
Hardware Configuration Pins are de-
scribed in the Pin Description section
X1 Clock must be stable for a min. of
167ms at power up.
T2.1.2
T2.1.1
64
Notes
input
T2.1.3
output
Min
167
167
32 clocks
Typ
50
Max
Units
ms
ms
ns

Related parts for DP83848C-MAU-EK