CDB42324 Cirrus Logic Inc, CDB42324 Datasheet
CDB42324
Specifications of CDB42324
Related parts for CDB42324
CDB42324 Summary of contents
Page 1
Vrms Audio CODEC D/A Features Dual 24-bit Stereo DACs Multi-bit Delta-Sigma Modulator 100 dB Dynamic Range (A-Wtd) -90 dB THD+N Integrated Line Driver – 2 Vrms Output – Single-Ended Outputs kHz Sampling Rates Stereo ...
Page 2
... CS42324 and other devices operating over a wide range of logic levels. The CS42324 is available in a 48-pin LQFP package in Commercial (-40°C to +85°C) and Automotive (-40°C to +105°C) grades. The CDB42324 Customer Demonstra- tion board is also available for device evaluation and implementation suggestions. Please refer to information” on page 71 CS42324 μ ...
Page 3
TABLE OF CONTENTS 1. PIN DESCRIPTIONS .............................................................................................................................. 8 1.1 Software Mode ................................................................................................................................. 8 1.2 Hardware Mode .............................................................................................................................. 10 1.3 Digital I/O Pin Characteristics ......................................................................................................... 12 2. CHARACTERISTICS AND SPECIFICATIONS .................................................................................... 13 RECOMMENDED OPERATING CONDITIONS ................................................................................... 13 ABSOLUTE MAXIMUM RATINGS ....................................................................................................... ...
Page 4
Hardware Mode ..................................................................................................................... 40 4.6.2 Software Mode - I²C Control Port .......................................................................................... 41 4.6.3 Software Mode - SPI Control Port ......................................................................................... 42 4.6.4 Memory Address Pointer (MAP) ............................................................................................ 43 4.7 Interrupts and Overflow .................................................................................................................. 43 5. REGISTER QUICK REFERENCE ...
Page 5
DAC1 Soft Ramp Control .................................................................................................... 53 6.10.4 DAC1 Zero Cross Control ................................................................................................... 54 6.10.5 DAC1 Loop-Back ................................................................................................................. 54 6.10.6 DAC1 Invert Signal Polarity ................................................................................................. 54 6.10.7 DAC1 Channel Mixer ........................................................................................................... 54 6.11 DAC2 Control (Address 0Ch) ....................................................................................................... 55 6.11.1 ...
Page 6
LIST OF FIGURES Figure 1.Equivalent Analog Output Load .................................................................................................. 16 Figure 2.Maximum Analog Output Loading ............................................................................................... 16 Figure 3.Serial Input Timing ...................................................................................................................... 22 Figure 4.Serial Output Timing ................................................................................................................... 23 Figure 5.Software Mode Timing - I²C Format ............................................................................................ 24 Figure 6.Software ...
Page 7
Table 9. Hardware Mode Feature Summary ............................................................................................. 40 Table 10. Freeze-able Bits ........................................................................................................................ 48 DS721A6 CS42324 7 ...
Page 8
PIN DESCRIPTIONS 1.1 Software Mode SDA/CDOUT SCL/CCLK AD0/CS AD1/CDIN INT FILT+ VCMADC GND VA VBIAS MUTEC1 MUTEC2 Pin Name # I²C Format SDA (Input/Output) - Acts as an input/output data pin. An external pull-up resistor is SDA/CDOUT 1 required ...
Page 9
Mute Control 2 (Output) - Active-low mute output can drive external circuitry to eliminate the MUTEC2 12 clicks and pops associated with any single-rail output. This pin will become a high-impedance out- put during power-down mode or when an invalid ...
Page 10
Hardware Mode M0 M1 MDIV MUTE DIF FILT+ VCMADC GND VA VBIAS MUTEC1 MUTEC2 Pin Name # M0 Mode Selection (Input) - Determines the operational mode of the device. MCLK Divider (Input) - Setting this pin ...
Page 11
Mute Control 3 (Output) - Active-low mute output can drive external circuitry to eliminate the clicks and pops associated with any single-rail output. This pin will become a high-impedance out- MUTEC3 13 put during power-down mode or when an invalid ...
Page 12
Digital I/O Pin Characteristics The logic level for each input should adhere to the corresponding power rail and should not exceed the max- imum ratings. Power Pin Pin Name Supply Number Software Mode 1 SDA CDOUT SCL 2 CCLK ...
Page 13
CHARACTERISTICS AND SPECIFICATIONS RECOMMENDED OPERATING CONDITIONS GND = GNDH = 0 V; All voltages with respect to ground. Parameters DC Power Supplies: Ambient Operating Temperature (Power Applied) ABSOLUTE MAXIMUM RATINGS GND = GNDH = 0 V; All voltages with ...
Page 14
DAC ANALOG CHARACTERISTICS - COMMERCIAL (-CQZ) Test Conditions (unless otherwise specified 3.3 V, VA_H = 9 V, GND = GNDH = 997 Hz Full-Scale Output Sine Wave. Decoupling capacitors, Filter capacitors, ...
Page 15
DAC ANALOG CHARACTERISTICS - AUTOMOTIVE (-DQZ) Test Conditions (unless otherwise specified 3.47 V, VA_H = 8. 12.60 V, GND ...
Page 16
DAC COMBINED INTERPOLATION & ON-CHIP ANALOG FILTER RESPONSE Parameter (Note 5) Single-Speed Mode Passband (Note 6) Frequency Response ( kHz) StopBand StopBand Attenuation Group Delay De-emphasis Error (Note 7) Double-Speed Mode Passband (Note 6) Frequency Response (10 ...
Page 17
ADC ANALOG CHARACTERISTICS - COMMERCIAL (-CQZ) Test Conditions (unless otherwise specified 3.3 V, VA_H = 9 V, GND = GNDH = 997 Hz Input Sine Wave. Decoupling capacitors, filter capacitors, and ...
Page 18
ADC ANALOG CHARACTERISTICS - AUTOMOTIVE (-DQZ) Test Conditions (unless otherwise specified 3.47 V, VA_H = 8. 12.60 V, GND ...
Page 19
ADC DIGITAL FILTER CHARACTERISTICS Parameter Single-Speed Mode Passband (-0.1 dB) Passband Ripple Stopband Stopband Attenuation Total Group Delay Double-Speed Mode Passband (-0.1 dB) Passband Ripple Stopband Stopband Attenuation Total Group Delay High-Pass Filter Characteristics Frequency Response -3.0 dB -0.13 dB ...
Page 20
ANALOG PASS-THRU CHARACTERISTICS Test Conditions (unless otherwise specified 3.3 V; VA_H = 9 V; GND = GNDH = Input test signal kHz sine wave; Measurement Bandwidth is 10 ...
Page 21
DC ELECTRICAL CHARACTERISTICS GND = GNDH = 0 V; all voltages with respect to ground. MCLK1=12.288 MHz; MCLK2=static; Fs=48 kHz; Master Mode. Parameter Power Supply Current (Normal Operation) Power Supply Current (Power-Down Mode) (Note 13) Power Consumption (Normal Operation) (Power-Down ...
Page 22
SWITCHING CHARACTERISTICS - SERIAL AUDIO Logic ‘0’ = GND = GNDH = 0 V; Logic ‘1’ = VL; C Parameter Master Clock (MCLKx = MCLK1, MCLK2) MCLKx Frequency MCLKx Duty Cycle Sample Rates Master Mode SCLKx Frequency SCLKx Period SCLKx ...
Page 23
SWITCHING CHARACTERISTICS - SERIAL AUDIO (CONT.) Logic ‘0’ = GND = GNDH = 0 V; Logic ‘1’ = VL; C Parameter Master Mode SDINx setup SDINx hold Slave Mode SDINx setup SDINx hold SCLKx t HOLD1 LRCKx channel SDINx data ...
Page 24
SWITCHING CHARACTERISTICS - SOFTWARE MODE - I²C FORMAT Inputs: Logic ‘0’ = GND = GNDH = 0 V, Logic ‘1’ = VL, C Parameter SCL Clock Frequency RST Rising Edge to Start Bus Free Time Between Transmissions Start Condition Hold ...
Page 25
SWITCHING CHARACTERISTICS - SOFTWARE MODE - SPI FORMAT Inputs: Logic ‘0’ = GND = GNDH = 0 V; Logic ‘1’ = VLC; C Parameter CCLK Clock Frequency RST Rising Edge to CS Falling CCLK Edge to CS Falling (Note 20) ...
Page 26
TYPICAL CONNECTION DIAGRAMS +3 µF +3.3 V 0.1 µF 3.3 µF 10 µF 0.1 µF 1 µF 1 µF 0.1 µF 0.1 µF 3.3 µF 0.1 µF 3.3 µF Note 2 : For best response to Fs ...
Page 27
V 10 µF +3.3 V 0.1 µF 3.3 µF 10 µF 0.1 µF 1 µF 1 µF 0.1 µF 3.3 µF 0.1 µF 3.3 µF 0.1 µF Note 1 : For best response to Fs 470 ...
Page 28
APPLICATIONS 4.1 System Clocking The CS42324 will operate at sampling frequencies from 4 kHz to 108 kHz. This range is divided into two speed modes as shown in Speed Mode Single-Speed Double-Speed The CS42324 has two serial ports which ...
Page 29
Synchronous / Asynchronous Mode By default, the CS42324 operates in Synchronous Mode with both serial ports synchronous to MCLK1. In this mode, the serial ports may operate at different synchronous rates as set by the SP1_SPEED and SP2_SPEED bits, ...
Page 30
Master Mode As a clock master, the LRCKx and SCLKx of each serial port will operate as outputs. The two serial ports may be independently placed into Master or Slave Mode. Each LRCKx and SCLKx are internally derived from ...
Page 31
ADC, DAC1, and DAC2 clock selection The ADC, DAC1, and DAC2 can be independently set to use either of the two serial ports as a clock source. Each also has control over which MCLK to use. This allows for ...
Page 32
Digital Interface Formats Each converter (ADC, DAC1, and DAC2) has independent selection for serial formats (I²S, Left-Justified, etc.). Data is clocked out of the ADC or into the DAC on the rising edge of SCLK. the general structure of ...
Page 33
Analog-to-Digital Data Path 4.3.1 ADC Analog Input Multiplexer AINxA and AINxB are the analog inputs, internally biased to VCMADC. The CS42324 contains a stereo 5-to-1 analog input multiplexer which can select one of 5 possible stereo analog input sources ...
Page 34
High-Pass Filter and DC Offset Calibration When using operational amplifiers in the input circuitry driving the CS42324, a small DC offset may be driven into the A/D converter. The CS42324 includes a high-pass filter after the decimator to remove ...
Page 35
De-Emphasis Filter The CS42324 includes on-chip digital de-emphasis optimized for a sample rate of 44.1 kHz. The filter re- sponse is shown in Figure with changes in sample rate, Fs. The de-emphasis feature is included to accommodate audio recordings ...
Page 36
Analog Output Multiplexer The CS42324 contains three independent stereo 7-to-1 analog output multiplexers which can select one of seven possible stereo analog output sources and route it to the AOUTxA and AOUTxB pins. shows the architecture of the analog ...
Page 37
Serial Interface Clock Changes When changing the serial port clock ratio or sample rate recommended that zero data (or near zero data) be present on SDIN for at least 10 LRCK samples before the change is made. ...
Page 38
Recommended Power-Up Sequence, Hardware Mode 1. Hold RST low until MCLK1 and the power supplies are stable. 2. Bring RST high (SDOUT must be pulled high). 3. Apply all LRCKx, SCLKx and SDIN signals for normal operation to begin. ...
Page 39
Initialization Flow Chart Off Mode (Power Applied audio signal generated. 2. Control Port Registers reset to default. Yes Hardware Mode Minimal feature Power Off Transition set support. 1. Audible pops. Reset Transition 1. Pops suppressed. ERROR: Power ...
Page 40
Device Control In Software Mode, all functions and features may be controlled either by two-wire I²C or SPI Software Mode interface. In Hardware Mode, a limited feature set may be controlled via hardware control pins. 4.6.1 Hardware Mode A ...
Page 41
Software Mode - I²C Control Port Software Mode is used to access the registers, allowing the CS42324 to be configured for the desired operational modes and formats. The operation in Software Mode may be completely asynchronous with respect to ...
Page 42
Send start condition. Send 10011xx0 (chip address & write operation). Receive acknowledge bit. Send MAP byte, auto increment off. Receive acknowledge bit. Send stop condition, aborting write. Send start condition. Send 10011xx1(chip address & read operation). Receive acknowledge bit. Receive ...
Page 43
If the INCR bit is set to 0 and further SPI reads from other registers are desired necessary to bring CS high, and follow the procedure detailed from step further reads from other registers ...
Page 44
REGISTER QUICK REFERENCE This table shows the register names and their associated default values. All bits marked as “Reserved” must main- tain their default values. Addr Function 7 00h Device ID DEVICE3 page 46 0 01h Mute Control Reserved ...
Page 45
Addr Function 7 10h ADC Ch A ADCA_ Volume Control VOL7 page 58 0 11h ADC Ch B ADCB_ Volume Control VOL7 page 58 0 12h DAC1 Ch A DAC1A_ Volume Control VOL7 page 58 0 13h DAC1 Ch B ...
Page 46
REGISTER DESCRIPTION All registers are read/write except where otherwise noted. See the following bit definition tables for bit assignment information. The default state of each bit after release of reset is listed in the shaded row of each bit ...
Page 47
Mute DAC2 Right-Channel When set, this bit engages internal mute circuit on DAC2 output. DAC2_MuteR 0 Un-muted 1 Muted 6.2.4 Mute DAC1 Left-Channel When set, this bit engages internal mute circuit on DAC1 output. DAC1_MuteL 0 Unmuted 1 Muted ...
Page 48
INT Pin High/Low Active (INT_H/L) When this bit is set, the INT pin will function as an active high CMOS driver. When this bit is cleared, the INT pin will function as an active low open drain driver and ...
Page 49
Tri-State Serial Port 2 When enabled, and the device is configured as a master, then SCLK2 and LRCK2 of Serial Port 2 (SP2) will be placed in a high-impedance output state. If Serial Port 2 is configured as a ...
Page 50
Serial Port 2 Control (Address 04h SP2_M/S Reserved Reserved0 6.5.1 Serial Port 2 Master/Slave Select This bit configures Serial Port 2 to operate as either a clock master or clock slave. SP2_M/S 0 Slave Mode 1 Master ...
Page 51
ADC Serial Port Source This bit selects which serial port provides the sub clocks for the ADC. ADC_SP 0 Serial Port 1 (SCLK1/LRCK1) 1 Serial Port 2 (SCLK2/LRCK2) 6.6.3 ADC Digital Interface Format (ADC_DIF) These bits configure the serial ...
Page 52
DAC2 Clocking (Address 08h Reserved DAC2_MCLK Reserved 6.8.1 DAC2 MCLK Source This bit selects which MCLK pin provides the clock for DAC2. DAC2_MCLK 0 MCLK1 1 MCLK2 6.8.2 DAC2 Serial Port Source This bit selects which serial ...
Page 53
ADC_SOFT 0 Off 1 On 6.9.3 Analog Input Selection These bits are used to select the input source for the ADC. AIN_SEL[2:0] 000 Reserved 001 Line-Level Input Pair 1 010 Line-Level Input Pair 2 011 Line-Level Input Pair 3 100 ...
Page 54
DAC1 Zero Cross Control Zero Cross Enable dictates that signal level changes, either by attenuation changes or muting, will occur on a signal zero crossing to minimize audible artifacts. The requested level change will occur after a time- out ...
Page 55
DAC2 Control (Address 0Ch DAC2_ DAC2_DEPH DAC2_SOFT SNGVOL 6.11.1 DAC2 De-Emphasis Control This bit enables the digital filter to apply the standard 15 sample rate (Fs) of 44.1 kHz. De-emphasis is available only in Single-Speed Mode. DAC2_DEPH ...
Page 56
DAC2 Loop-Back Loops ADC SDOUT, SCLK, and LRCK to DAC1 serial port pins. DAC2_LOOP_ BACK 0 Off 1 On 6.11.6 DAC2 Invert Signal Polarity When enabled, this bit will effect a 180 degree phase shift in the DAC2 channels. ...
Page 57
AOUT2 Control (Address 0Eh Reserved Reserved Reserved 6.13.1 External Mute Control Pin This bit controls the logic state of the corresponding MUTEC2 pin. Though this bit is active high, it should be noted that the MUTEC2 pin ...
Page 58
AOUT3 Select These bits are used to select the analog output source. AOUT3_SEL[2:0] 000 Reserved 001 AIN Pair 1 010 AIN Pair 2 011 AIN Pair 3 100 AIN Pair 4 101 AIN Pair 5 110 DAC1 Output Pair ...
Page 59
DAC2x Volume Control: DAC1A (Address 14h) & DAC1B (Address 15h DAC2x_VOL7 DAC2x_VOL6 DAC2x_VOL5 DAC2x_VOL4 DAC2x_VOL3 DAC2x_VOL2 DAC2x_VOL1 DAC2x_VOL0 The level for each channel of DAC2 output can be adjusted in 0.5 dB increments as dictated by the ...
Page 60
DAC2 Auto Mute Left Mask (DAC2_AMUTELM) This bit serves as a mask for the DAC2 Auto Mute Left interrupt source. If this bit is cleared, the DAC2_AMUTEL interrupt is unmasked, meaning that if the DAC2_AMUTEL condition occurs, the INT ...
Page 61
ADC Positive Overflow Mask (ADC_OVFLPM) This bit serves as a mask for the ADC positive overflow interrupt source. If this bit is cleared, the ADC_OVFLP interrupt is unmasked, meaning that if the ADC_OVFLP conditions are met in the interrupt ...
Page 62
DAC1 Auto Mute Left Interrupt Status (DAC1_AMUTEL) This bit is read only. When set, indicates that DAC1 left channel has had an auto-mute condition since the last read of this register. Conditions which cause an auto-mute, such as receiving ...
Page 63
ADC Negative Overflow Interrupt Bit (ADC_OVFLN) This bit is read only. When set, indicates that a negative over-range condition occurred anywhere in the CS42324 ADC signal path and has ADC data has been clipped to negative full scale since ...
Page 64
GROUNDING AND POWER SUPPLY DECOUPLING As with any high-resolution converter, the CS42324 requires careful attention to power supply and grounding ar- rangements if its potential performance realized. rangements, with VA connected to a clean supply. VD, ...
Page 65
ADC FILTER PLOTS 0 -10 -20 -30 -40 -50 -60 -70 -80 -90 -100 -110 -120 -130 -140 0.0 0.1 0.2 0.3 0.4 0.5 Frequency (norm alized to Fs) Figure 23. Single-Speed Mode Stopband Rejection ...
Page 66
Frequency (norm alized to Fs) Figure 29. Double-Speed Mode Transition Band (Detail) 66 0.10 0.08 0.06 0.04 0.02 0.00 -0.02 -0.04 -0.06 -0.08 -0.10 0.50 ...
Page 67
DAC DIGITAL FILTER RESPONSE PLOTS 0 −20 −40 −60 −80 −100 −120 0.4 0.5 0.6 0.7 Frequency(normalized to Fs) Figure 31. Single-Speed Stopband Rejection 0 −1 −2 −3 −4 −5 −6 −7 −8 −9 −10 0.45 0.46 0.47 0.48 ...
Page 68
Frequency(normalized to Fs) Figure 37. Double-Speed Transition Band (detail 100 120 0.2 0.3 0.4 0.5 0.6 Frequency(normalized ...
Page 69
DEFINITIONS Dynamic Range The ratio of the rms value of the signal to the rms sum of all other spectral components over the specified bandwidth. Dynamic Range is a signal-to-noise ratio measurement over the specified bandwidth made with a ...
Page 70
DIMENSIONS 48L LQFP PACKAGE DRAWING D D1 DIM MIN A --- A1 0.002 B 0.007 D 0.343 D1 0.272 E 0.343 E1 0.272 e* 0.016 L 0.018 µ 0.000° * Nominal pin pitch is 0.50 mm THERMAL CHARACTERISTICS AND ...
Page 71
... I² registered trademark of Philips Semiconductor. SPI is a trademark of Motorola, Inc. DS721A6 Pb-Free Grade Temp Range Yes Commercial -40°C to +85° C Yes Automotive -40°C to +105° Changes CS42324 Container Order # Tray CS42324-CQZ Tray CS42324-DQZ - CDB42324 page 8. 71 ...