CDB42528 Cirrus Logic Inc, CDB42528 Datasheet
![no-image](/images/manufacturer_photos/0/1/141/cirrus_logic_inc_sml.jpg)
CDB42528
Specifications of CDB42528
Related parts for CDB42528
CDB42528 Summary of contents
Page 1
Reference Design for the CS49300 and CS42528 Features Supports 4 digital S/PDIF (IEC60958/IEC61937) inputs 8 Discrete analog inputs using the CS42528 + 3 external CS5351 ADCs for 8 analog channels of input at 48 kHz and 96 kHz 2 Channel ...
Page 2
RXP0 RXP1 4 x RXP2 SPDIF RXP3 L AIN R CS5351 Ls SDOUT AIN Rs Ext ADC CS5351 ANALOG C SDOUT AIN Sub CS5351 SBL AIN SBR CS42528 CS493XX-IBA (or CS492XX) SAI CDI DAI EMAD SDOUT External ...
Page 3
TABLE OF CONTENTS 1. QUICK START................................................................................................. 5 2. DESIGN DESCRIPTION................................................................................. 7 2.1 Clock and Data Connections .............................................................................................. 7 2.1.1 Analog Input Mode................................................................................................. 7 2.1.2 Digital Input Mode .................................................................................................. 7 2.2 Control ................................................................................................................................ 7 2.3 Assembly Options for Ease of Manufacture ...
Page 4
Figure 5. Clock and Data Connections for S/PDIF (IEC61937 / IEC60958) Input ........................ 11 Figure 6. Control and Data I/O ...................................................................................................... 16 Figure 7. DSP................................................................................................................................ 17 Figure 8. External Memory ............................................................................................................ 18 Figure 9. CoDec ............................................................................................................................ 19 Figure 10. External ...
Page 5
QUICK START A PC with an ECP parallel port, a stereo analog audio source, and powered speakers are required to use the CRD42528 in the mode specified in this Quick Start. 1) Install the drivers supplied with the board ...
Page 6
Various batch files for the commonly used applications have been supplied with the software. These batch files can be run from the DOS prompt like the “analog_in_96kHz.bat” file. Please note that while only license-free code is ...
Page 7
DESIGN DESCRIPTION 2.1 Clock and Data Connections There are 2 main modes of operation of the CRD42528, Analog Input Mode and Digital Input Mode. In Analog Input Mode channels of analog input can be processed by ...
Page 8
Mode Populate SPI R98, R99, R13, R14, R10, R12, R18, R100, R16, R143 R144,R168, R166 2 R13, R14, R98, R99 R18, R100, R10, R12, R144,R168, R16, R143 R166 Table 1. Communication Mode Options 2.3 Assembly Options for Ease ...
Page 9
Memory Options There are many available applications that can run on the CS49300 family DSP. DSP applications re- quire a 32k-byte page in an external ROM, Flash, or other non-volatile storage. Some applications, called Internal Boot Assisted (IBA) codes, ...
Page 10
SBL / SBR Analog In CS5351 Sub Analog In CS5351 ADC Data 4 Channels CS42528 ADCIN AIN Analog In Analog Input / Output Figure 4. Data and Clock Connections for 8 ...
Page 11
CS42528 SAI Port RXP S/PDIF (IEC61937 / IEC60958) CX Port Analog Input / Output Figure 5. Clock and Data Connections for S/PDIF (IEC61937 / IEC60958) Input SAI Clocks(CS42528) / CDI Clocks(CS49300) at 128 Fs SCLK, LRCLK=Fs 2 Channels or Compressed ...
Page 12
APPENDIX A: INSTALLATION OF BOARD CONTROL SOFTWARE The UDSP PC driver utility set comes in two versions. The Direct Hardware version will communicate directly with the PC’s parallel port to control the UDSP board. The DLPortIO version uses the DLPortIO ...
Page 13
APPENDIX B: CRD42528.INI # Horizontal Fields: # [part] [I2Caddr] [SPIaddr] [SPI CSn] # [reset(bit to drop in PLD addr 0x01)] # [INTREQ_NUM] [Print Format] #[Parallel word length] [Parallel CSn] #[Read_Type Vertical Fields: #board - first non-comment, non-blank line ...
Page 14
APPENDIX C: BOARD CONTROL SOFTWARE There is a suite of programs used to control the UDSP from a PC DOS command line. These software tools are designed to so that they can be scripted using the MS-DOS batch language. They ...
Page 15
URD.exe - Program used to read back responses from a target device DSP-type device is selected and the INTREQ pin is not low when URD.exe is executed, the program will wait until INTREQ drops. Press the ‘Enter’ key ...
Page 16
APPENDIX D: SCHEMATICS Figure 6. Control and Data I/O ...
Page 17
Figure 7. DSP ...
Page 18
Figure 8. External Memory ...
Page 19
Figure 9. CoDec ...
Page 20
Figure 10. External A/D Converters ...
Page 21
Figure 11. L/R Input Filters ...
Page 22
Figure 12. Ls/Rs Input Filters ...
Page 23
Figure 13. C/Sub Input Filters ...
Page 24
Figure 14. SBL/SBR Input Filters ...
Page 25
Figure 15. L/R Output Filters ...
Page 26
Figure 16. Ls/Rs Output Filters ...
Page 27
Figure 17. C/Sub Output Filters ...
Page 28
Figure 18. SBL/SBR Output Filters ...
Page 29
APPENDIX E: LAYOUT PLOTS (GROUND PLANE VIAS ARE FLOODED) Figure 19. Top Layer ...
Page 30
Figure 20. Bottom Layer ...
Page 31
Figure 21. Assembly Drawing ...
Page 32
APPENDIX F: BILL OF MATERIALS - CRD42528 Item Qty Reference 1 20 5361A_SDAT 5361B_SDAT CX_LRCK CX_SCLK CX_SDIN1 CX_SDIN2 CX_SDIN3 CX_SDIN4 CX_SDOUT INT OMCK RMCK RST- SAI_LRCK SAI_SCLK SAI_SDOUT TP1 TP2 TP3 TP4 C34 C37 C44 C52 ...
Page 33
Item Qty Reference 9 1 C16 10 1 C17 11 1 C18 12 10 C20 C56 C72 C89 C111 C117 C126 C140 C147 C156 13 1 C21 14 8 C23 C88 C110 C116 C127 C139 C148 C155 15 6 C29 ...
Page 34
Item Qty Reference Q11 Q12 Q13 R27 R38 R47 R56 R65 R74 R86 R29 R31 R39 ...
Page 35
Item Qty Reference 35 9 R11 R145 R151 R152 R153 R158 R159 R162 R164 36 8 R15 R34 R43 R52 R61 R70 R82 R91 37 6 R17 R19 R20 R76 R129 R154 38 1 R21 39 1 R23 40 8 ...
Page 36
Item Qty Reference U10 U22 U23 U18 U33 51 1 U16 52 2 U19 U20 53 1 U21 54 1 U27 U24 57 ...
Page 37
APPENDIX G: UDSP SCHEMATICS +15V GND -15V +5V FOR PHIHONG PSA-46-304 SERIAL AUDIO I/O 1 SERIAL AUDIO I/O 2 Figure 22. UDSP - Top ANALOG I/O CONTROL1 POWER/CONTROL2 SPDIF I/O ...
Page 38
DAP VL SEL Figure 23. UDSP - Digital Audio Port DIGITAL AUDIO PORT ...
Page 39
Figure 24. UDSP - Headphone Amplifier + ...
Page 40
ON OFF OSC PWR RESET RUN PROG uC OFF ON JTAG I/F SPI/I2C MODE F_A[18..0] 512K X 8 FLASH DISPLAY/CONTROL HEADERS NOTES: 1. SHORTING TRACES ACROSS HEADER PINS MUST BE CUT BEFORE DEBUG HEADER INSTALATION AND USE EXTERNAL CONTROL Figure ...
Page 41
Figure 26. UDSP - Power VL SEL + + + ...
Page 42
Figure 27. UDSP - Parellel Port Interface ...
Page 43
Figure 28. UDSP - RS232 Interface (CD_O) (DSR_O) (TX) (RTS_I) (RX) (CTS_O) (DTR_I) (RI_O) ...
Page 44
Figure 29. UDSP - RS422 Interface ...
Page 45
Figure 30. UDSP - S/PDIF I/O ...
Page 46
APPENDIX H: BILL OF MATERIALS - UDSP Item Qty Reference C11 C13 C14 C15 C16 C17 C22 C23 C24 C25 C26 C27 C28 C29 C30 C31 C32 C33 C39 C40 C42 ...
Page 47
Item Qty Reference 23 1 J32 24 1 J34 25 4 JX28 JX30 JX32 JX34 26 1 J35 27 2 J36 J47 28 1 J37 29 1 J38 30 1 J39 31 1 J40 32 2 J45 J48 33 1 ...
Page 48
Item Qty Reference R18 R19 R21 R22 R28 R31 R32 R33 R35 R36 R37 R41 R42 R43 51 20 R82 R83 R87 R88 R89 R90 52 5 R20 R52 R53 R54 R55 R23 R24 R25 R34 R39 R40 R48 53 ...
Page 49
Item Qty Reference UX5 UX9 80 2 U11 U18 81 3 U12 U13 U14 82 1 U15 83 1 U16 84 ...
Page 50
...