AD8321-EVAL Analog Devices Inc, AD8321-EVAL Datasheet - Page 4

no-image

AD8321-EVAL

Manufacturer Part Number
AD8321-EVAL
Description
BOARD EVAL FOR AD8321
Manufacturer
Analog Devices Inc
Datasheet

Specifications of AD8321-EVAL

Rohs Status
RoHS non-compliant
Main Purpose
Video, Video Processing
Utilized Ic / Part
AD8321
Secondary Attributes
-
Embedded
-
Primary Attributes
-
ABSOLUTE MAXIMUM RATINGS*
Supply Voltage +V
Input Voltages
Internal Power Dissipation
Operating Temperature Range . . . . . . . . . . . –40∞C to +85∞C
Storage Temperature Range . . . . . . . . . . . . –65∞C to +150∞C
Lead Temperature, Soldering 60 seconds . . . . . . . . . . +300∞C
*Stresses above those listed under Absolute Maximum Ratings may cause perma-
CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily
accumulate on the human body and test equipment and can discharge without detection.
Although the AD8321 features proprietary ESD protection circuitry, permanent damage may
occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD
precautions are recommended to avoid performance degradation or loss of functionality.
AD8321
Pin
1
2
3
4, 11, 12,
13, 15, 16
5
6
7, 8, 9, 17, 20
10
14
18
19
nent damage to the device. This is a stress rating only; functional operation of the
device at these or any other conditions above those indicated in the operational
section of this specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect device reliability.
Pins 7, 8, 9, 17, 20 . . . . . . . . . . . . . . . . . . . . . . . . . . . +11 V
Pins 18, 19 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ± 0.5 V
Pins 1, 2, 3, 6 . . . . . . . . . . . . . . . . . . . . . . . –0.8 V to +5.5 V
Small Outline (R) . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.90 W
Model
AD8321AR
AD8321AR-REEL
AD8321ARZ
AD8321ARZ-REEL
AD8321-EVAL
1
2
Thermal Resistance measured on SEMI standard 4-layer board.
Z = Pb-free part.
2
Function
SDATA
CLK
DATEN
GND
BYP1
PD
VCC
VOUT
BYP2
VIN+
VIN–
S
2
Description
Serial Data Input. This digital input allows for an 8-bit serial (gain) word to be loaded into the internal
register with the MSB (most significant bit) first.
Clock Input. The clock port controls the serial attenuator data transfer rate to the 8-bit master-slave
register. A Logic 0-to-1 transition latches the data bit and a 1-to-0 transfers the data bit to the slave.
This requires the input serial data word to be valid at or before this clock transition.
Data Enable Low Input. This port controls the 8-bit parallel data latch and shift register. A Logic 0-to­
1 transition transfers the latched data to the attenuator core (updates the gain) and simultaneously
inhibits serial data transfer into the register. A 1-to-0 transition inhibits the data latch (holds the previ­
ous gain state) and simultaneously enables the register for serial data load.
Common External Ground Reference.
V
port should be externally ac-decoupled (0.1 mF capacitor). For external use of this reference voltage,
buffering is required.
Power-Down Low Logic Input. A Logic 0 powers down (shuts off) the power amplifier disabling the
output signal and enabling the reverse amplifier. A Logic 1 enables the output power amplifier and
disables the reverse amplifier.
Common Positive External Supply Voltage.
Output Signal Port. DC-biased to approximately V
Internal Bypass. This pin must be externally ac-decoupled (0.1 mF capacitor).
Noninverting Input. DC-biased to approximately V
0.1 mF decoupling capacitor between VIN+ and ground.
Inverting Input. DC-biased to approximately V
Temperature Range
–40∞C to +85∞C
–40∞C to +85∞C
–40∞C to +85∞C
–40∞C to +85∞C
CC
/2 Reference Pin. A dc output reference level that is equal to 1/2 of the supply voltage (VCC). This
PIN FUNCTION DESCRIPTIONS
ORDERING GUIDE
Package Description
20-Lead SOIC
20-Lead SOIC
20-Lead SOIC
20-Lead SOIC
Evaluation Board
–4–
CC
/2. Should be ac-coupled with a 0.1 mF capacitor.
CC
CC
/2.
/2. For single-ended inverting operation, use
58∞C/W
58∞C/W
58∞C/W
58∞C/W
JA
SDATA
DATEN
PIN CONFIGURATION
BYP1
VOUT
GND
VCC
VCC
VCC
CLK
PD
1
1
1
1
10
1
2
3
4
5
6
7
8
9
(Not to Scale)
TOP VIEW
AD8321
Package Option
R-20
R-20
R-20
R-20
WARNING!
20
19
18
17
16
15
14
13
12
11
VCC
VIN–
VIN+
VCC
GND
GND
BYP2
GND
GND
GND
ESD SENSITIVE DEVICE
REV. A

Related parts for AD8321-EVAL