APTS003A0X4-SRZ Lineage Power, APTS003A0X4-SRZ Datasheet - Page 15
![CONVER DC-DC 0.59 5.5V @ 3A SMD](/photos/28/33/283309/apts003a0x4-srz_sml.jpg)
APTS003A0X4-SRZ
Manufacturer Part Number
APTS003A0X4-SRZ
Description
CONVER DC-DC 0.59 5.5V @ 3A SMD
Manufacturer
Lineage Power
Series
Pico TLynx™r
Type
Point of Load (POL) Non-Isolated with Remote On/Offr
Datasheet
1.APXS003A0X4-SRZ.pdf
(25 pages)
Specifications of APTS003A0X4-SRZ
Output
0.59 ~ 5.5V
Number Of Outputs
1
Power (watts)
16W
Mounting Type
Surface Mount
Voltage - Input
4.5 ~ 14V
Package / Case
10-SMD Module
1st Output
0.59 ~ 5.5 VDC @ 3A
Size / Dimension
0.48" L x 0.48" W x 0.25" H (12.2mm x 12.2mm x 6.3mm)
Power (watts) - Rated
16.5W
Operating Temperature
-40°C ~ 85°C
Efficiency
91%
Approvals
CSA, EN, UL, VDE
Product
Non-Isolated / POL
Output Power
17 W
Input Voltage Range
4.5 V to 14 V
Output Voltage (channel 1)
0.59 V to 5.5 V
Output Current (channel 1)
3 A
Output Type
Non-Isolated
Output Voltage
0.59 V to 5.5 V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
3rd Output
-
2nd Output
-
Lead Free Status / Rohs Status
Details
Other names
555-1145-1
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
APTS003A0X4-SRZ
Manufacturer:
MOT
Quantity:
25
Data Sheet
November 22, 2010
Figure 44. Circuit configuration for programming
output voltage using an external resistor.
Voltage Margining
Output voltage margining can be implemented in the
12V PicoTLynx
resistor, R
for margining-up the output voltage and by
connecting a resistor, R
output pin for margining-down. Figure 46 shows the
circuit configuration for output voltage margining.
The POL Programming Tool, available at
www.lineagepower.com
section, also calculates the values of R
R
margin. Please consult your local Lineage Power
technical representative for additional details.
Figure 46. Circuit Configuration for margining Output
voltage.
LINEAGE
margin-down
V
ON/OFF
IN
(+)
margin-up
POWER
for a specific output voltage and %
MODULE
GND
TM
, from the Trim pin to the ground pin
SENSE
3A modules by connecting a
TRIM
V
Trim
O
Vo
GND
(+)
margin-down
under the Design Tools
Rtrim
Q2
Q1
, from the Trim pin to
Rmargin-down
Rmargin-up
4.5 – 14Vdc input; 0.59Vdc to 5.5Vdc output; 3A output current
R
tri m
margin-up
12V Pico TLynx
and
LOAD
TM
Monotonic Start-up and Shutdown
The 12V PicoTLynx
start-up and shutdown behavior for any combination
of rated input voltage, output current and operating
temperature range.
Startup into Pre-biased Output
The 12V Pico TLynx
prebiased output as long as the prebias voltage is
0.5V less than the set output voltage. Note that
prebias operation is not supported when output
voltage sequencing is used.
Output Voltage Sequencing
The 12V PicoTLynx
include a sequencing feature, EZ-SEQUENCE that
enables users to implement various types of output
voltage sequencing in their applications. This is
accomplished via an additional sequencing pin.
When not using the sequencing feature, either tie the
SEQ pin to V
When an analog voltage is applied to the SEQ pin,
the output voltage tracks this voltage until the output
reaches the set-point voltage. The final value of the
SEQ voltage must be set higher than the set-point
voltage of the module. The output voltage follows the
voltage on the SEQ pin on a one-to-one volt basis.
By connecting multiple modules together, multiple
modules can track their output voltages to the voltage
applied on the SEQ pin.
For proper voltage sequencing, first, input voltage is
applied to the module. The On/Off pin of the module
is left unconnected (or tied to GND for negative logic
modules or tied to V
that the module is ON by default. After applying input
voltage to the module, a minimum 10msec delay is
required before applying voltage on the SEQ pin.
During this time, a voltage of 50mV (± 20 mV) is
maintained on the SEQ pin. This delay gives the
module enough time to complete its internal power-
up soft-start cycle. During the delay time, the SEQ
pin should be held close to ground (nominally 50mV
± 20 mV). This is required to keep the internal op-
amp out of saturation thus preventing output
overshoot during the start of the sequencing ramp.
By selecting resistor R1 (see fig. 47) according to the
following equation
the voltage at the sequencing pin will be 50mV when
the sequencing signal is at zero.
3A: Non-isolated DC-DC Power Modules
IN
or leave it unconnected.
R
1
=
TM
TM
IN
TM
V
for positive logic modules) so
IN
3A modules have monotonic
3A modules (APTS versions)
24950
3A modules can start into a
−
. 0
05
ohms,
15