SDCFX3-16384-388 SanDisk, SDCFX3-16384-388 Datasheet - Page 46
![COMPACT FLASH 16GB EXTREME III](/photos/7/83/78344/mfg_sdcfx3_series_sml.jpg)
SDCFX3-16384-388
Manufacturer Part Number
SDCFX3-16384-388
Description
COMPACT FLASH 16GB EXTREME III
Manufacturer
SanDisk
Datasheet
1.SDCFH-1024-388.pdf
(108 pages)
Specifications of SDCFX3-16384-388
Memory Size
16GB
Memory Type
CompactFLASH
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
02/07, Rev. 12.0
ATA Register Set and Protocol
4.2
Contiguous I/O Mapped Addressing
When the system decodes a contiguous block of I/O registers to select a CompactFlash
Memory Card, the registers are accessed in the block of I/O space decoded by the system as
follows:
Table 4-3
-REG
a. Register 0 is accessed with -CE1 low and -CE2 low (and A0 = Do not care) as a word register on the
b. A byte access to register 0 with CE1 high and CE2 low accesses the error (read) or feature (write)
a. Register 0 is accessed with -CE1 low and -CE2 low (and A0 = Do not care) as a word register on the
b. Registers at offset 8, 9 and D are non-overlapping duplicates of the registers at offset 0 and 1.
0
0
0
0
0
0
0
0
0
0
0
0
0
combined Odd Data Bus and Even Data Bus (D15-D0). This register may also be accessed by a pair
of byte accesses to the offset 0 with -CE1 low and -CE2 high. Note that the address space of this
word register overlaps the address space of the Error and Feature byte-wide registers that lie at off
set 1. When accessed twice as byte register with CE1 low, the first byte to be accessed is the even
byte of the word and the second byte accessed is the odd byte of the equivalent word access.
register.
combined Odd Data Bus and Even Data Bus (D15-D0). This register may also be accessed by a pair
of byte accesses to the offset 0 with -CE1 low and -CE2 high. Note that the address space of this
word register overlaps the address space of the Error and Feature byte-wide registers that lie at off
set 1. When accessed twice as byte register with CE1 low, the first byte to be accessed is the even
byte of the word and the second byte accessed is the odd byte of the equivalent word access. A
byte access to register 0 with CE1 high and CE2 low accesses the error (read) or feature (write)
register.
Register 8 is equivalent to register 0, while register 9 accesses the odd byte. Therefore, if the regis
ters are byte accessed in the order 9 then 8 the data will be transferred odd byte then even byte.
Repeated byte accesses to register 8 or 0 will access consecutive (even than odd) bytes from the
data buffer. Repeated word accesses to register 8, 9 or 0 will access consecutive words from the
data buffer. Repeated byte accesses to register 9 are not supported. However, repeated alternating
byte accesses to registers 8 then 9 will access consecutive (even then odd) bytes from the data
buffer. Byte accesses to register 9 access only the odd byte of the data.
A3
0
0
0
0
0
0
0
0
1
1
1
1
1
Contiguous I/O Decoding
A2
0
0
0
0
1
1
1
1
0
0
1
1
1
A1
0
0
1
1
0
0
1
1
0
0
0
1
1
4-2
A0
0
1
0
1
0
1
0
1
0
1
1
0
1
Offset
D
E
0
1
2
3
4
5
6
7
8
9
F
SanDisk CompactFlash Card OEM Product Manual
Even RD Data
Error Register
Sector Count
Sector No.
Cylinder Low
Cylinder High
Select Card/Head
Status
Dup Even RD Data
Dup Odd RD Data
Dup Error
Alt Status
Drive Address
-IORD=0
b
b
a
b
b
© 2007 SanDisk Corporation
Even WR Data
Features
Sector Count
Sector No.
Cylinder Low
Cylinder High
Select Card/Head
Command
Dup Even WR Data
Dup Odd WR Data
Dup Features
Device Ctl
Reserved
-IOWR=0
b
b
a
b
b