SMS02GDFB5E NUMONYX, SMS02GDFB5E Datasheet - Page 38
![no-image](/images/manufacturer_photos/0/4/484/numonyx_sml.jpg)
SMS02GDFB5E
Manufacturer Part Number
SMS02GDFB5E
Description
MICROSD CARD SMS 2GB FLASH MEM
Manufacturer
NUMONYX
Datasheet
1.SMS512DFA5E.pdf
(60 pages)
Specifications of SMS02GDFB5E
Memory Size
2GB
Memory Type
SD (Secure Digital)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Timings
Figure 18. Identification sequence
6.1.2
Figure 19. SEND_RELATIVE_ADDRESS command
6.1.3
Figure 20. Response (data transfer mode)
6.1.4
Figure 21. Response end to next CMD start (data transfer mode)
38/60
CMD
CMD
CMD
CMD
Card relative address timings
The SD memory card timings for CMD3 (SEND_RELATIVE_ADDR) are given in
The minimum delay between the host command and the card response is N
Data transfer mode
After publishing its RCA the card switches to the data transfer mode. The command is
followed by two Z-bits (to leave time for the bus to switch direction) and then by P-bits
pushed by the responding card as shown in
Figure 20
CMD2 commands.
Last card response, next host command timings
After receiving the last card response, the host can start the next command transmission
after N
applies to any host command.
S
S
S
S T
T
T
T
RC
Host command
Host command
Host command
CONTENT
CONTENT
CONTENT
CONTENT
clock cycles as shown in
applies to all host commands followed by card responses, and to ACMD41 and
Response
CRC E Z
CRC E
CRC E
CRC E
Z
Z
Z
N
N
N
N
Z P
Z
Z
CR
CR
RC
ID
******
Figure
P
P
cycles
cycles
cycles
cycles
***
***
***
21. The timing diagram presented in
P S T
P S
P S
Z
Figure
S
T
T
T
20. The timing diagram presented in
Host command
CONTENT
CONTENT
CONTENT
Response
Response
CID or OCR
CONTENT
CRC E
CRC E
CRC E
Z
Z
Z
CR
Z
Z
Z
clock cycles.
Figure 21
SMSxxxDF
Figure
Z
Z
Z
ai10046
ai10047
ai10047
ai10048
19.