5962-8957001PC Avago Technologies US Inc., 5962-8957001PC Datasheet
5962-8957001PC
Specifications of 5962-8957001PC
Available stocks
Related parts for 5962-8957001PC
5962-8957001PC Summary of contents
Page 1
... Hermetically Sealed, Very High Speed, Logic Gate Optocouplers Data Sheet HCPL-540X,* 5962-89570, HCPL-543X, HCPL-643X, 5962-89571 *See matrix for available extensions. Description These units are single and dual channel, hermetically sealed optocouplers. The products are capable of operation and storage over the full military temperature ...
Page 2
... Pad LCCC Surface Mount 2 None HCPL-6430 HCPL-6431 HCPL-643K Solder Pads* 5962- 89571022X 89571022A 5962- 8957104K2X 8957104K2A ...
Page 3
Functional Diagrams 8 Pin DIP Through Hole 1 Channel GND Note: All DIP devices have common V ground connections. Outline Drawings 20 Terminal LCCC Surface Mount, 2 Channels 8.70 (0.342) ...
Page 4
Leaded Device Marking Avago DESIGNATOR A QYYWWZ Avago P/N XXXXXX XXXXXXX DSCC SMD* DSCC SMD* XXX XXX • PIN ONE/ 50434 ESD IDENT * QUALIFIED PARTS ONLY Hermetic Optocoupler Options ;; ;; ; ; ; Option Description 100 Surface mountable ...
Page 5
Absolute Maximum Ratings No derating required up to +125 C. Parameter Storage Temperature Operating Temperature Case Temperature Junction Temperature Lead Solder Temperature Average Forward Current (each channel) Peak Input Current (each channel) Reverse Input Voltage (each channel) Supply Voltage Average ...
Page 6
Electrical Characteristics +125 unless otherwise specified. Parameter Sym. Low Level Output Voltage High Level Output Voltage Output Leakage ...
Page 7
Typical Characteristics All typical values are Parameter Input Current Hysteresis Input Diode Temperature Coefficient Resistance (Input-Output) Capacitance (Input-Output) Logic Low Short Circuit Output Current Logic High Short Circuit Output Current Output Rise Time ...
Page 8
Notes: 1. Not to exceed 5% duty factor, not to exceed 50 sec pulse width. 2. All devices are considered two-terminal devices: measured between all input leads or terminals shorted together and all output leads or terminals shorted together. 3. ...
Page 9
PULSE GEN 500 kHz 25 % DUTY CYCLE D.U. INPUT MONITORING NODE 100 GND THE PROBE AND JIG CAPACITANCES ARE REPRESENTED BY C ...
Page 10
Figure 9. Typical enable propagation delay vs. ambient temperature. (single channel product only D.U. 0.1 µ – GND – PULSE GEN. Figure 11. Test diagram for ...
Page 11
... DSCC SMD Test Program Avago Technologies’ Hi-Rel Optocouplers are in compliance with MIL-PRF-38534 Classes H and K. Class H and Class K devices are also in compliance with DSCC drawings 5962-89570, and 5962-89571. Testing consists of 100% screening and quality conformance inspection to MIL-PRF-38534. Data Rate and Pulse-Width Distortion Definitions ...
Page 12
CC1 HCPL-5400 464 DATA IN STTL A GND 1 OPEN COLLECTOR 1 OUTPUT GATE (e.g. 54S05) Figure 14. Alternative HCPL-5400 interface circuit CC1 DATA IN A TOTEM POLE OUTPUT ...