HCS410/WM Microchip Technology, HCS410/WM Datasheet - Page 3
![no-image](/images/manufacturer_photos/0/4/439/microchip_technology_sml.jpg)
HCS410/WM
Manufacturer Part Number
HCS410/WM
Description
IC CODE HOPPING ENCODER SMD
Manufacturer
Microchip Technology
Series
KEELOQ®r
Type
Code Hopping Encoder and Transponderr
Datasheet
1.HCS410-IWM.pdf
(20 pages)
Specifications of HCS410/WM
Applications
Access Control Systems
Package / Case
*
Lead Free Status / RoHS Status
Request inventory verification / Request inventory verification
Mounting Type
-
2.0
Figure 2-1 shows the internal components of the
HCS410/WM. The resonant LC circuit has 2 functions:
• Inductive antenna for communications between
• Power source to charge the pool capacitor. The
FIGURE 2-1:
FIGURE 3-1:
FIGURE 3-2:
the HCS410 and the base station
pool capacitor functions as a battery when the
HCS410/WM is used.
2001 Microchip Technology Inc.
DEVICE DESCRIPTION
0
1
Activate
Activate
Activate
1
2
3
4
C
L
previous
TRANSPONDER CIRCUIT
MODULATION FOR IFF COMMUNICATION
OVERVIEW OF IFF OPERATION
Start or
RES
PPM Decoder Commands
RES
bit
Opcode
Opcode
Opcode
8
7
6
5
3 T
E
16-bit Data
WRITE
5 T
READ
IFF
32/16-bit Challenge
E
T
E
16-bit Data
C
POOL
T
E
Preliminary
3.0
The user can perform an IFF validation, write to the
user EEPROM and read from the user EEPROM. Each
operation consists of the decoder sending an opcode
and data while the HCS410/WM gives a response.
There are two IFF modes: IFF1 and IFF2. IFF1 allows
only one key IFF, while IFF2 allows two keys to be
used.
3.1
The HCS410/WM will enter IFF mode if the capacitor/
inductor resonant circuit generates a voltage large
enough so that the pool capacitor can power the
device. After the verified application of power and
elapse of the reset period, the device will start respond-
ing by pulsing the field with ACK pulses as shown in
Figure 3-3. This action will continue until the pulse train
is terminated by receiving a start signal of duration 2T
on the LC inputs before the next expected ACK pulse.
The device now enters the IFF mode and expects to
receive an ‘Opcode’ and a 0/16/32-bit Data-stream to
react on. The data rate (T
sponder Baud Select (IFFB) configuration option.
3.2
As shown in Figure 3-1, a logic 1 and 0 are differenti-
ated by the time between two rising edges. A long
pulse indicates a 1; a short pulse, a 0.
0
1
32/16-bit IFF Response
Opcode
PPM Encoder Response
DEVICE OPERATION
IFF Mode Activation
IFF Decoder Commands
T
E
2 T
T
OK
E
E
HCS410/WM
E
T
E
) is determined by the Tran-
DS41116B-page 3
Opcode
Opcode
E
,