LTC1530IS8-1.9#TR Linear Technology, LTC1530IS8-1.9#TR Datasheet - Page 12
![IC SW REG CTRLR SYNC HIPWR 8SOIC](/photos/6/62/66297/8-soic_05-08-1610_sml.jpg)
LTC1530IS8-1.9#TR
Manufacturer Part Number
LTC1530IS8-1.9#TR
Description
IC SW REG CTRLR SYNC HIPWR 8SOIC
Manufacturer
Linear Technology
Type
Step-Down (Buck)r
Datasheet
1.LTC1530CS8PBF.pdf
(24 pages)
Specifications of LTC1530IS8-1.9#TR
Internal Switch(s)
No
Synchronous Rectifier
Yes
Number Of Outputs
1
Voltage - Output
1.9V
Current - Output
20A
Frequency - Switching
300kHz
Voltage - Input
3.3V, 5V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
8-SOIC (3.9mm Width)
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Power - Output
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
APPLICATIO S I FOR ATIO
LTC1530
either Q1 or Q2 with the power dissipation split up accord-
ing to the duty cycle:
The R
be calculated by rearranging the relation P = I
P
efficiency or allowable thermal dissipation. A high efficiency
buck converter designed for the Pentium II with 5V input
and a 2.8V, 11.2A output might allow no more than 4%
efficiency loss at full load for each MOSFET. Assuming
roughly 90% efficiency at this current level, this gives a P
value of:
and a required R
12
MAX
(2.8)(11.2A/0.9)(0.04) = 1.39W per FET
DC Q
DC Q
R
R
R
R
DS ON Q
DS ON Q
DS ON Q
DS ON Q
DS(ON)
should be calculated based primarily on required
(
(
1
2
)
)
1
1
2
2
required for a given conduction loss can now
V
1
V
OUT
IN
2 8 11 2
V
DC Q
DS(ON)
V
5
V
DC Q
V
5 1 39
V
OUT
IN
V
IN
OUT
V
IN
U
V
( )
P
V
(
P
MAX Q
IN
5 1 39
MAX Q
P
1
2 8
MAX Q
V
2
of:
V
I
)
( )
MAX
P
(
OUT
U
I
MAX Q
V
V
W
MAX
( )
I
1
A
IN
MAX
2
2
1
2
)
11 2
(
V
W
2
I
IN
2
MAX
V
2
OUT
)
0 020
A
W
2
2
0 025
2
U
R.
MAX
Note that while the required R
MOSFETs, the power dissipation numbers are only 1.39W
per device or less — large TO-220 packages and heat
sinks are not necessarily required in high efficiency appli-
cations. Siliconix Si4410DY or International Rectifier
IRF7413 (both in SO-8) or Siliconix SUD50N03 or Motorola
MTD20N03HDL (both in DPAK) are small footprint sur-
face mount devices with R
of V
output voltages, the R
cantly lower than that for Q2. These conditions can often
be met by paralleling two MOSFETs for Q1 and using a
single device for Q2. Using a higher P
R
cost and the circuit efficiency and increases the MOSFET
heat sink requirements.
In most LTC1530 applications, R
current sensing element. MOSFET R
temperature coefficient. Therefore, the LTC1530 I
current is designed with a positive 3300ppm/ C tempera-
ture coefficient. The positive tempco of I
order correction for current limit vs temperature. There-
fore, current limit does not have to be set to an increased
level at room temperature to guarantee a desired output
current at elevated temperatures.
Table 1 highlights a variety of power MOSFETs that are
suitable for use in LTC1530 applications.
Inductor Selection
The inductor is often the largest component in an LTC1530
design and must be chosen carefully. Choose the inductor
value and type based on output slew rate requirements
and expected peak current. The required output slew rate
primarily controls the inductor value. The maximum rate
of rise of inductor current is set by the inductor’s value, the
input-to-output voltage differential and the LTC1530’s
maximum duty cycle. In a typical 5V input, 2.8V output
application, the maximum rise time will be:
DS(ON)
DC
GS
MAX
that work well in LTC1530 circuits. With higher
calculations generally decreases the MOSFET
V
IN
L
V
OUT
DS(ON)
DS(ON)
1 85
of Q1 may need to be signifi-
L
DS(ON)
values below 0.03 at 5V
DS(ON)
DS(ON)
values suggest large
A
s
MAX
MAX
is used as the
has a positive
provides first
value in the
MAX
sink
1530fa