LT1737CGN#TR Linear Technology, LT1737CGN#TR Datasheet - Page 19
![no-image](/images/manufacturer_photos/0/3/388/linear_technology_sml.jpg)
LT1737CGN#TR
Manufacturer Part Number
LT1737CGN#TR
Description
IC CTRLR ISOLATED FLYBACK 16SSOP
Manufacturer
Linear Technology
Type
Flybackr
Datasheet
1.LT1737IGNPBF.pdf
(28 pages)
Specifications of LT1737CGN#TR
Internal Switch(s)
No
Synchronous Rectifier
No
Number Of Outputs
1
Frequency - Switching
50kHz ~ 250kHz
Voltage - Input
4.1 ~ 20 V
Operating Temperature
0°C ~ 100°C
Mounting Type
Surface Mount
Package / Case
16-SSOP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Current - Output
-
Voltage - Output
-
Power - Output
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
APPLICATIO S I FOR ATIO
MAXIMUM LOAD/SHORT-CIRCUIT CONSIDERATIONS
The LT1737 is a current mode controller. It uses the V
node voltage as an input to a current comparator that turns
off the output switch on a cycle-by-cycle basis as this peak
current is reached. The internal clamp on the V
nominally 2.5V, then acts as an output switch peak current
limit.
This 2.5V at the V
at the I
than 40%. For a duty cycle above 40%, the internal slope
compensation mechanism lowers the effective I
voltage limit. For example, at a duty cycle of 80%, the
nominal I
comes the switch current limit specification. Maximum
available output power is then determined by the switch
current limit, which is somewhat duty cycle dependent
due to internal slope compensation action.
Overcurrent conditions are handled by the same mecha-
nism. The output switch turns on, the peak current is
quickly reached and the switch is turned off. Because the
output switch is only on for a small fraction of the available
period, power dissipation is controlled.
Loss of current limit is possible under certain conditions.
Remember that the LT1737 normally exhibits a minimum
switch on time, irrespective of current trip point. If the duty
cycle exhibited by this minimum on time is greater than the
ratio of secondary winding voltage (referred-to-primary)
divided by input voltage, then peak current will not be
controlled at the nominal value, and will cycle-by-cycle
ratchet up to some higher level. Expressed mathemati-
cally, the requirement to maintain short-circuit control is:
t
I
V
R
V
N
t
f = switching frequency
ON
SC
ON
F
IN
SEC
SP
= output diode forward voltage at I
= short-circuit output current
= output switch minimum on time
= input voltage
SENSE
•
= secondary-to-primary turns ratio (N
= resistance of transformer secondary
f
SENSE
<
(
pin, when the (ON) switch duty cycle is less
V
F
V
+
voltage limit is 220mV. This action be-
IN
C
I
SC
U
pin corresponds to a value of 250mV
•
N
•
SP
R
SEC
U
)
where
W
SC
SEC
U
/N
C
node,
PRI
SENSE
)
C
Trouble is typically only encountered in applications with
a relatively high product of input voltage times secondary-
to-primary turns ratio and/or a relatively long minimum
switch on time. (Additionally, several real world effects such
as transformer leakage inductance, AC winding losses, and
output switch voltage drop combine to make this simple
theoretical calculation a conservative estimate.)
THERMAL CONSIDERATIONS
Care should be taken to ensure that the worst-case input
voltage condition does not cause excessive die tempera-
tures. The 16-lead SO package is rated at 100°C/W, and
the 16-lead GN at 110°C/W.
Average supply current is simply the sum of quiescent
current given in the specifications section plus gate drive
current. Gate drive current can be computed as:
(Note: Total gate charge is more complicated than C
as it is frequently dominated by Miller effect of the C
Furthermore, both capacitances are nonlinear in practice.
Fortunately, most MOSFET data sheets provide figures
and graphs which yield the total gate charge directly per
operating conditions.) Nearly all gate drive power is dissi-
pated in the IC, except for a small amount in the external
gate series resistor, so total IC dissipation may be com-
puted as:
SWITCH NODE CONSIDERATIONS
For maximum efficiency, gate drive rise and fall times are
made as short as practical. To prevent radiation and high
frequency resonance problems, proper layout of the
components connected to the IC is essential, especially
I
Q
f = switching frequency
P
I
Q
f = switching frequency
V
G
Q
D(TOTAL)
CC
G
G
= f • Q
= quiescent current (from specifications)
= total gate charge
= total gate charge
= LT1737 supply voltage
G
= V
where
CC
(I
Q
+ • f • Q
G
), where
LT1737
19
GS
1737fa
• V
GD
G
.