ISL6561CRZA Intersil, ISL6561CRZA Datasheet - Page 18
![IC CTRLR PWM MULTIPHASE 40-QFN](/photos/6/88/68851/40-qfn_pkg_sml.jpg)
ISL6561CRZA
Manufacturer Part Number
ISL6561CRZA
Description
IC CTRLR PWM MULTIPHASE 40-QFN
Manufacturer
Intersil
Datasheet
1.ISL6561CRZ-T.pdf
(26 pages)
Specifications of ISL6561CRZA
Applications
Controller, Intel VR10X
Voltage - Input
3 ~ 12 V
Number Of Outputs
4
Voltage - Output
0.84 ~ 1.6 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
40-VFQFN, 40-VFQFPN
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISL6561CRZA-T
Manufacturer:
INTERSIL
Quantity:
20 000
For example, a regulator with 250kHz switching frequency
having VID set to 1.35V has t
A 100mV offset exists on the remote-sense amplifier at the
beginning of soft start and ramps to zero during the first 640
cycles of soft start (704 cycles following enable). This
prevents the large inrush current that would otherwise occur
should the output voltage start out with a slight negative
bias.
During the first 640 cycles of soft start (704 cycles following
enable) the DAC voltage increments the reference in 25mV
steps. The remainder of soft start sees the DAC ramping
with 12.5mV steps.
Fault Monitoring and Protection
The ISL6561 actively monitors output voltage and current to
detect fault conditions. Fault monitors trigger protective
measures to prevent damage to a microprocessor load. One
common power good indicator is provided for linking to
external system monitors. The schematic in Figure 11
outlines the interaction between the fault monitors and the
power good signal.
Power Good Signal
The power good pin (PGOOD) is an open-drain logic output
that transitions high when the converter is operating after
soft start. PGOOD pulls low during shutdown and releases
high after a successful soft start. PGOOD only transitions
low when an under-voltage condition is detected or the
controller is disabled by a reset from EN, ENLL, POR, or one
of the no-CPU VID codes. After an under voltage event,
PGOOD will return high unless the controller has been
disabled. PGOOD does not automatically transition low upon
detection of an overvoltage condition.
FIGURE 10. SOFT-START WAVEFORMS WITH AN UN-BIASED
OUTPUT. FSW = 500kHz
VOUT, 500mV/DIV
500µs/DIV
18
SS
equal to 6.912ms.
EN, 5V/DIV
ISL6561
Under-Voltage Detection
The under-voltage threshold is set at 75% of the VID code.
When the output voltage at VSEN is below the under-voltage
threshold, PGOOD gets pulled low.
Overvoltage Protection
When VCC is above 1.4V, but otherwise not valid as defined
under Power on Reset in Electrical Specifications, the
overvoltage trip circuit is active using auxiliary circuitry. In
this state, an overvoltage trip occurs if the voltage at VSEN
exceeds 1.8V.
With valid VCC, the overvoltage circuit is sensitive to the
voltage at VDIFF. In this state, the trip level is 1.7V prior to
valid enable conditions being met as described in Enable
and Disable. The only exception to this is when the IC has
been disabled by an overvoltage trip. In that case the
overvoltage trip point is VID plus 200mV. During soft start,
the overvoltage trip level is the higher of 1.7V or VID plus
200mV. Upon successful soft start, the overvoltage trip level
is 200mV above VID. Two actions are taken by the ISL6561
to protect the microprocessor load when an overvoltage
condition occurs.
At the inception of an overvoltage event, all PWM outputs
are commanded low until the voltage at VSEN falls below
0.6V with valid VCC or 1.5V otherwise. This causes the
Intersil drivers to turn on the lower MOSFETs and pull the
output voltage below a level that might cause damage to the
load. The PWM outputs remain low until VDIFF falls to the
programmed DAC level when they enter a high-impedance
state. The Intersil drivers respond to the high-impedance
input by turning off both upper and lower MOSFETs. If the
overvoltage condition reoccurs, the ISL6561 will again
VDIFF
FIGURE 11. POWER GOOD AND PROTECTION CIRCUITRY
REFERENCE
DAC
75%
VID + 0.2V
UV
AND CONTROL LOGIC
+
-
SOFT START, FAULT
OV
EACH CHANNEL
REPEAT FOR
OC
+
-
OC
+
-
100µA
I
1
May 12, 2005
PGOOD
OVP
100µA
I
AVG
FN9098.5