IR3831WMTR1PBF International Rectifier, IR3831WMTR1PBF Datasheet
IR3831WMTR1PBF
Specifications of IR3831WMTR1PBF
Related parts for IR3831WMTR1PBF
IR3831WMTR1PBF Summary of contents
Page 1
SupIRBuck TM SYNCHRONOUS BUCK REGULATOR FOR DDR APPLICATIONS Features • Wide Input Voltage Range 1.0V to 16V • Wide Output Voltage Range 0.6V to 0.9*Vin • Continuous 8A Load Capability • Integrated Bootstrap-diode • High Bandwidth E/A for excellent transient ...
Page 2
... PACKAGE INFORMATION 5mm x 6mm POWER QFN V IN Boot Enable ORDERING INFORMATION PACKAGE DESIGNATOR M M Rev 14 Gnd COMP Gnd Rt SS OCSet PACKAGE PIN COUNT DESCRIPTION IR3831WMTRPbF 15 IR3831WMTR1PbF 15 IR3831WMPbF and -40 C PGnd θ θ PCB - V CC PGood PARTS PER REEL 4000 750 2 ...
Page 3
Block Diagram Fig. 2. Simplified block diagram of the IR3831W Rev 14.0 IR3831WMPbF 3 ...
Page 4
Pin Description Pin Name Track pin. Use External resistors from VDDQ rail. The Vp voltage can set to 0.9V for DDR2 application and 0.75 or 0.6V for DDR3 application. Inverting input to the error amplifier. This pin ...
Page 5
Recommended Operating Conditions Symbol Definition V Input Voltage in V Supply Voltage cc Boot to SW Supply Voltage V Output Voltage o I Output Current o Fs Switching Frequency T Junction Temperature j Electrical Specifications Unless otherwise specified, these specification ...
Page 6
Electrical Specifications (continued) Unless otherwise specified, these specification apply over 4.5V< C<T < 125 C. Typical values are specified Parameter Symbol Oscillator Rt Voltage Frequency F S Ramp Amplitude Vramp Ramp Offset Ramp ...
Page 7
Electrical Specifications (continued) Unless otherwise specified, these specification apply over 4.5V< C<T < 125 C. Typical values are specified Parameter SYM Thermal Shutdown Thermal Shutdown Hysteresis Power Good Power Good upper VPG(upper) Threshold ...
Page 8
TYPICAL OPERATING CHARACTERISTICS (-40 Icc(Standby) 290 270 250 230 210 190 170 150 -40 - Temp[ C] FREQUENCY 550 540 530 520 510 500 490 480 470 460 450 -40 - ...
Page 9
Rdson of MOSFETs Over Temperature at Vcc= -40 -20 0 Rev 14 Temperature [°C] Sync-FET Ctrl-FET IR3831WMPbF 100 120 140 9 ...
Page 10
Typical Efficiency and Power Loss Curves Vin=12V, Vo=0.75V, Vcc=5V, Io=1.0A-8A, F Temperature, No Air Flow 1.2 1.1 1.0 0.9 0.8 0.7 0.6 0.5 0.4 0.3 0.2 0 ...
Page 11
Typical Efficiency and Power Loss Curves Vin=5V, Vo=0.75V, Vcc=5V, Io=1.0A-8A, F Temperature, No Air Flow 1.2 1.1 1.0 0.9 0.8 0.7 0.6 0.5 0.4 0.3 0.2 0 ...
Page 12
Circuit Description THEORY OF OPERATION Introduction The IR3831W uses a PWM voltage mode control scheme with external compensation to provide good noise immunity and maximum flexibility in selecting inductor values and capacitor types. The switching frequency is programmable from 250kHz ...
Page 13
Figure 3c. shows the recommended startup sequence for tracking operation of IR3831W with Enable used as logic input. Fig. 3c. Recommended startup sequence, Sequenced operation Pre-Bias Startup IR3831W is able to start up into pre-charged output, which prevents oscillation disturbances ...
Page 14
Operating Frequency The switching frequency can be programmed between 250kHz – 1500kHz by connecting an external resistor from R pin to Gnd. Table 1 t tabulates the oscillator frequency versus R Table 1. Switching Frequency and I External Resistor (R ...
Page 15
Thermal Shutdown Temperature sensing is provided IR3831W. The trip threshold is typically set to o 140 C. When trip threshold is exceeded, thermal shutdown turns off both MOSFETs discharges the soft start capacitor. Automatic restart is initiated when the sensed ...
Page 16
Minimum on time Considerations The minimum ON time is the shortest amount of time for which the Control FET may be reliably turned on, and this depends on the internal timing delays. For the IR3831W, the typical minimum on-time is ...
Page 17
Application Information Design Example: The following example is a typical application for IR3831W. The application circuit is shown on page 22 13.2V max 0. ≤ ...
Page 18
Bootstrap Capacitor Selection To drive the Control FET necessary to supply a gate voltage at least 4V greater than the voltage at the SW pin, which is connected the source of the Control FET . This is achieved ...
Page 19
Output Capacitor Selection The voltage ripple and transient requirements determine the output capacitors type and values. The criteria is normally based on the value of the Effective Series Resistance (ESR). However the : actual capacitance value and the Equivalent Series ...
Page 20
V Z OUT E REF Gain(dB) H( Fig. 13. Type II compensation network and its asymptotic gain plot The transfer function ( given by: e ...
Page 21
V OUT E REF Gain(dB) H( Fig.14. Type III Compensation network and its asymptotic gain plot The ...
Page 22
Detailed calculation of compensation TypeIII o Θ = Desired Phase Margin 70 − Θ sin 10.58 kHz Θ sin 1 + Θ sin 340.28 kHz P ...
Page 23
... X7R, 10% Panasonic Thick Film, 0603,1/10W,1% Rohm Thick Film, 0603,1/10W,1% Rohm 0603, 50V, X7R, 10% Panasonic 0603, 50V, X7R, 10% Panasonic 0603, 16V, X5R, 20% Panasonic SupIRBuck, 8A, PQFN 5x6mm International Rectifier IR3831WMPbF Part Number EEV-FK1E331P C3216X5R1E106M ECJ-1VB1E104K MPL104-0R6 ECJ-2FB0J226ML MCR03EZPFX4992 MCR03EZPFX7501 MCR03EZPFX3572 MCR03EZPFX3241 MCR03EZPFX1002 ...
Page 24
TYPICAL OPERATING WAVEFORMS Vin=12.0V, Vcc=5V, Vo=0.75V, Io=0- ±8A, Room Temperature, No Air Flow Fig. 16: Start up at 8A, sourcing current Ch :PGood :SS out 3 4 Fig. 18: Inductor node at 8A, ...
Page 25
TYPICAL OPERATING WAVEFORMS Vin=12V, Vcc=5V, Vo=0.75V, Room Temperature, No Air Flow Fig. 22: Tracking 8A, sourcing current :PGood 2 out 3 DDQ 4 Fig. 24: Transient Response, 1A/us -0.5A to +0.5A load , ...
Page 26
TYPICAL OPERATING WAVEFORMS Vin=12V, Vcc=5V, Vo=0.75V, Io=+8A, Room Temperature, No Air Flow Fig. 25: Bode Plot at 8A load (sourcing current) shows a bandwidth of 59kHz and phase margin Rev 14.0 IR3831WMPbF of 59 degrees 26 ...
Page 27
Layout Considerations The layout is very important when designing high frequency switching converters. Layout will affect noise pickup and can cause a good design to perform with less than expected results. Make all the connections for components in the top ...
Page 28
Feedback trace should be kept away form noise sources Fig. 26b. IR3831W layout considerations – Bottom Layer Analog Ground plane Single point connection between AGND & PGND, should be close to the SupIRBuck, kept away from noise sources. Fig. 26c. ...
Page 29
PCB Metal and Components Placement Lead lands (the 11 IC pins) width should be equal to nominal part lead width. The minimum lead to lead spacing should be ≥ 0.2mm to minimize shorting. Lead land length should be equal to ...
Page 30
Solder Resist It is recommended that the lead lands are Non Solder Mask Defined (NSMD). The solder resist should be pulled away from the metal lead lands by a minimum of 0.025mm to ensure NSMD pads. The land pad should ...
Page 31
Stencil Design • The Stencil apertures for the lead lands should be approximately 80% of the area of the lead lads. Reducing the amount of solder deposited will minimize the occurrences of lead shorts. If too much solder is deposited ...
Page 32
IR WORLD HEADQUARTERS: This product has been designed and qualified for the Consumer market Rev 14.0 IR3831WMPbF BOTTOM VIEW 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105 Visit us at www.irf.com for sales contact information Data and ...