ISL6742AAZA Intersil, ISL6742AAZA Datasheet
![IC CTRLR PWM DOUBLE ENDED 16QSOP](/photos/6/86/68635/20-16-qsop_sml.jpg)
ISL6742AAZA
Specifications of ISL6742AAZA
Available stocks
Related parts for ISL6742AAZA
ISL6742AAZA Summary of contents
Page 1
... PART TEMP. RANGE (Note) MARKING (°C) ISL6742AAZA* ISL 6742AAZ -40 to +105 *Add “-T” suffix for tape and reel. Please refer to TB347 for details on reel specifications. NOTE: These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, ...
Page 2
Functional Block Diagram VDD VREF UVLO OVER- TEMPERATURE PROTECTION GND VREF 4X IOUT OSCILLATOR CT RTD SS PWM STEERING LOGIC SAMPLE + AND HOLD - 1.00V OVERCURRENT COMPARATOR PWM COMPARATOR VREF + - SOFT-START CONTROL VDD OUTA OUTB DELAY/ ADVANCE ...
Page 3
Typical Application - Telecom Primary Side Control Half-Bridge Converter with Synchronous Rectification VIN 36V TO 75V VIN VR1 C15 R13 Q4 T2 R17 Q2 C17 ...
Page 4
Typical Application - High Voltage Input Secondary Side Control Full-Bridge Converter VIN+ Q1 CR4 Q5A R13 Q5B C9 + 400 VDC C1 Q4 CR6 Q7A R12 Q7B C8 VIN- VREF T2 R21 Q15 CR1 CR2 SECONDARY ...
Page 5
... Thermal Resistance Junction to Ambient (Typical) 16 Lead QSOP (Note 1 0.3V REF Maximum Junction Temperature . . . . . . . . . . . . . . .-55°C to +150°C Maximum Storage Temperature Range . . . . . . . . . .-65°C to +150°C Pb-Free Reflow Profile .see link below http://www.intersil.com/pbfree/Pb-FreeReflow.asp = -40°C to +105°C, Typical values are TEST CONDITIONS VDD = 5. LOAD ...
Page 6
Electrical Specifications Recommended operating conditions unless otherwise noted. Refer to “Functional Block Diagram” on page 2, “Typical Application - Telecom Primary Side Control Half-Bridge Converter with Synchronous Rectification” on page 3 and “Typical Application - High Voltage Input Secondary Side ...
Page 7
Electrical Specifications Recommended operating conditions unless otherwise noted. Refer to “Functional Block Diagram” on page 2, “Typical Application - Telecom Primary Side Control Half-Bridge Converter with Synchronous Rectification” on page 3 and “Typical Application - High Voltage Input Secondary Side ...
Page 8
Typical Performance Curves 1.02 1.01 1.00 0.99 0.98 -40 -25 - TEMPERATURE (°C) FIGURE 1. REFERENCE VOLTAGE vs TEMPERATURE 4 1•10 3 1•10 100 RTD (kΩ) FIGURE 3. DEADTIME ...
Page 9
OUTAN and OUTBN - These outputs are the complements of OUTA and OUTB, respectively. These outputs are suitable for control of synchronous rectifiers. The phase relationship between each output and its complement is set by a control voltage applied to ...
Page 10
The maximum duty cycle, D, and percent deadtime, DT, can be calculated from --------- - – Soft-Start Operation The ISL6742 features a soft-start using an external capacitor in conjunction with ...
Page 11
The average current signal on IOUT remains accurate provided that the output inductor current is continuous (CCM operation). Once the inductor current becomes discontinuous (DCM operation), IOUT represents 1/2 the peak inductor current rather than the average current. This occurs ...
Page 12
Voltage feed-forward is often implemented in voltage-mode control loops, but is redundant and unnecessary in peak current-mode control loops. Voltage feed-forward operates by modulating the sawtooth ramp in direct proportion to the input voltage. Figure ...
Page 13
Synchronous Rectifier Outputs and Control The ISL6742 provides double-ended PWM outputs, OUTA and OUTB, and synchronous rectifier (SR) outputs, OUTAN and OUTBN. The SR outputs are the complements of the PWM outputs. It should be noted that complemented outputs are ...
Page 14
Slope Compensation Peak current-mode control requires slope compensation to improve noise immunity, particularly at lighter loads, and to prevent current loop instability, particularly for duty cycles greater than 50%. Slope compensation may be accomplished by summing an external ramp with ...
Page 15
If ΔV is greater than or equal to Ve, then no additional slope CS compensation is needed and R becomes Equation 22 --------------------------------------------------------------------------------------------------------------------------------- - CS ⎛ ⎛ ⎞ ⋅ ...
Page 16
Figure 15 illustrates a master-slave current sharing method. VOLTAGE ERROR AMPLIFIER INVERTING (-) INPUT BIAS ISL6742 14 3 VDD (>>R1) S& IOUT ...
Page 17
Fault Conditions A fault condition occurs if VREF or VDD fall below their undervoltage lockout (UVLO) thresholds or if the thermal protection is triggered. When a fault is detected, the soft-start capacitor is quickly discharged, and the outputs are disabled ...
Page 18
... Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use ...