CP82C88Z Intersil, CP82C88Z Datasheet
![IC CMOS BUS CONTROLLER 20DIP](/photos/28/17/281749/20-dip_e20_3_sml.jpg)
CP82C88Z
Specifications of CP82C88Z
Available stocks
Related parts for CP82C88Z
CP82C88Z Summary of contents
Page 1
... All other trademarks mentioned are the property of their respective owners. 82C88 FN2979.2 TEMP PART RANGE MARKING PACKAGE (°C) CP82C88 20 Ld PDIP 0 to +70 CP82C88Z 20 Ld PDIP 0 to +70 (Pb-free +70 IP82C88 -40 to +85 E20.3 CS82C88 20 Ld PLCC 0 to +70 IS82C88 -40 to +85 N20.35 CD82C88 20 Ld ...
Page 2
Functional Diagram CLK AEN CONTROL INPUT CEN IOB Pin Description PIN SYMBOL NUMBER TYPE The +5V power supply pin. A 0.1µF capacitor between pins 10 and 20 is recommended for decoupling ...
Page 3
Pin Description (Continued) PIN SYMBOL NUMBER TYPE AMWC 8 O ADVANCED MEMORY WRITE COMMAND: The AMWC issues a memory write command earlier in the machine cycle to give memory devices an early indication of a write instruction. Its timing is ...
Page 4
Control Outputs The control outputs of the 82C88 are Data Enable (DEN), Data Transmit/Receive (DT/R) and Master Cascade Enable/ Peripheral Data Enable (MCE/PDEN). The DEN signal determines when the external bus should be enabled onto the local bus and the ...
Page 5
Absolute Maximum Ratings Supply Voltage ...
Page 6
AC Electrical Specifications PARAMETER SYMBOL TIMING REQUIREMENTS (1) TCLCL CLK Cycle Period (2) TCLCH CLK Low Time (3) TCHCL CLK High Time (4) TSVCH Status Active Setup Time (5) TCHSV Status Inactive ...
Page 7
AC Testing Input, Output Waveform INPUT V +0.4V IH 1.5V V -0.4V IL A.C. Testing: All input signals (other than CLK) must switch between V -0.4V and V +0.4. CLK must switch between 0. and V -0.4V. Input ...
Page 8
Timing Waveforms (Note 3) T STATE 4 CLK TCHSV (5) S2, S1, S0 ADDRESS/DATA TCLLH (10) ALE MRDC, IORC, INTA, AMWC, AIOWC MWTC, IOWC DEN (READ) (INTA) PDEN (READ) (INTA) DEN (WRITE) PDEN (WRITE) TCHDTH (18) DT/R (READ) (INTA) MCE ...
Page 9
Timing Waveforms (Note 3) (Continued) CEN AEN DEN PDEN AEN TAELCH (19) OUTPUT COMMAND CEN CEN MUST BE LOW OR INVALID PRIOR PREVENT THE COMMAND FROM BEING GENERATED. FIGURE 3. ADDRESS ENABLE (AEN) TIMING (THREE-STATE ENABLE/DISABLE) NOTES: ...
Page 10
Burn-In Circuits NOTES: = 5.5V ± 0.5V ...
Page 11
... Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use ...