A4982SETTR-T Allegro Microsystems Inc, A4982SETTR-T Datasheet - Page 9

• Manufacturer Part Number: A4982SETTR-T
• Description: IC STEPPER MOTOR DRIVER 32QFN
• Manufacturer: Allegro Microsystems Inc

Specifications of A4982SETTR-T

• Applications: Stepper Motor Driver
• Number Of Outputs: 1
• Current - Output: ±2A
• Voltage - Load: 8 V ~ 35 V
• Voltage - Supply: 3 V ~ 5.5 V
• Operating Temperature: -20°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 32-VFQFN Exposed Pad
• Motor Type: Stepper
• No. Of Outputs: 2
• Output Current: 2A
• Output Voltage: 35V
• Supply Voltage Range: 3V To 5.5V
• Driver Case Style: QFN
• No. Of Pins: 32
• Operating Temperature Range: -20°C To +85°C
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 620-1340-2

A4982
The DAC output reduces the V
comparator in precise steps, such that
(See table 2 for %I
It is critical that the maximum rating (0.5 V) on the SENSE1 and
SENSE2 pins is not exceeded.
Fixed Off-Time.
uses a one-shot circuit to control the duration of time that the
DMOS FETs remain off. The off-time, t
ROSC terminal. The ROSC terminal has three settings:
▪ ROSC tied to VDD — off-time internally set to 30 μs, decay
▪ ROSC tied directly to ground — off-time internally set to
▪ ROSC through a resistor to ground — off-time is determined
Blanking.
comparators when the outputs are switched by the internal current
control circuitry. The comparator outputs are blanked to prevent
false overcurrent detection due to reverse recovery currents of the
clamp diodes, and switching transients related to the capacitance
of the load. The blank time, t
Shorted-Load and Short-to-Ground Protection.
If the motor leads are shorted together, or if one of the leads is
shorted to ground, the driver will protect itself by sensing the
overcurrent event and disabling the driver that is shorted, protect-
ing the device from damage. In the case of a short-to-ground, the
device will remain disabled (latched) until the S ¯ ¯ L ¯ ¯ E ¯ ¯ E ¯ ¯ P ¯ input goes
high or VDD power is removed. A short-to-ground overcurrent
event is shown in figure 4.
When the two outputs are shorted together, the current path is
through the sense resistor. After the blanking time (≈1 μs) expires,
the sense resistor voltage is exceeding its trip value, due to the
mode is automatic Mixed decay except when in full step where
decay mode is set to Slow decay
30 μs, current decay is set to Mixed decay for both increasing
and decreasing currents, except in full step where decay mode
is set to Slow decay. (See Low Current Microstepping section.)
by the following formula , the decay mode is automatic Mixed
decay for all step modes.
Where t
OFF
This function blanks the output of the current sense
I
is in μs.
trip
TripMAX
= (%I
The internal PWM current control circuitry
t
OFF
TripMAX
t
BLANK
at each step.)
≈ R
BLANK
REF
OSC
/ 100)
≈ 1 μs
output to the current sense
(μs), is approximately
⁄ 825
×
OFF
I
TripMAX
DMOS Microstepping Driver with Translator
, is determined by the
overcurrent condition that exists. This causes the driver to go into
a fixed off-time cycle. After the fixed off-time expires the driver
turns on again and the process repeats. In this condition the driver
is completely protected against overcurrent events, but the short
is repetitive with a period equal to the fixed off-time of the driver.
This condition is shown in figure 5.
If the driver is operating in Mixed decay mode, it is normal for
the positive current to spike, due to the bridge going in the for-
ward direction and then in the negative direction, as a result of the
direction change implemented by the Mixed decay feature. This
is shown in figure 6. In both instances the overcurrent circuitry is
protecting the driver and prevents damage to the device.
Charge Pump
generate a gate supply greater than that of VBB for driving the
source-side FET gates. A 0.1 μF ceramic capacitor, should be
connected between CP1 and CP2. In addition, a 0.1 μF ceramic
capacitor is required between VCP and VBB, to act as a reservoir
for operating the high-side FET gates.
Capacitor values should be Class 2 dielectric ±15% maximum,
or tolerance R, according to EIA (Electronic Industries Alliance)
specifications.
V
operate the sink-side FET outputs. The nominal output voltage
of the VREG terminal is 7 V. The VREG pin must be decoupled
with a 0.22 μF ceramic capacitor to ground. V
monitored. In the case of a fault condition, the FET outputs of the
A4982 are disabled.
Capacitor values should be Class 2 dielectric ±15% maximum,
or tolerance R, according to EIA (Electronic Industries Alliance)
specifications.
Enable Input
FET outputs. When set to a logic high, the outputs are disabled.
When set to a logic low, the internal control enables the outputs as
required. The translator inputs STEP, DIR, MS1, and MS2, as well
as the internal sequencing logic, all remain active, independent of
the ¯ E ¯ ¯ N ¯ ¯ A ¯ ¯ B ¯ ¯ L ¯ ¯ E ¯ input state.
Shutdown.
or an undervoltage (on VCP), the FET outputs of the A4982 are
disabled until the fault condition is removed. At power-on, the
UVLO (undervoltage lockout) circuit disables the FET outputs
and resets the translator to the Home state.
REG
(VREG)
And Overcurrent Protection
In the event of a fault, overtemperature (excess T
.
( ¯ E ¯ ¯ N ¯ ¯ A ¯ ¯ B ¯ ¯ L ¯ ¯ E ¯ )
This internally-generated voltage is used to
(CP1 and CP2). The charge pump is used to
115 Northeast Cutoff
1.508.853.5000; www.allegromicro.com
Allegro MicroSystems, Inc.
Worcester, Massachusetts 01615-0036 U.S.A.
.
This input turns on or off all of the
REG
is internally
J
)
9