ISL6141CB Intersil, ISL6141CB Datasheet - Page 4
![IC CONTROLLER HOT PLUG 8-SOIC](/photos/7/36/73664/isl6141cb_sml.jpg)
ISL6141CB
Manufacturer Part Number
ISL6141CB
Description
IC CONTROLLER HOT PLUG 8-SOIC
Manufacturer
Intersil
Type
Hot-Swap Controllerr
Datasheet
1.ISL6151CBZA.pdf
(19 pages)
Specifications of ISL6141CB
Applications
General Purpose, VoIP
Internal Switch(s)
No
Voltage - Supply
36 V ~ 72 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
8-SOIC (0.154", 3.90mm Width)
Linear Misc Type
Negative Voltage
Package Type
SOIC N
Operating Supply Voltage (max)
80V
Operating Temperature (min)
0C
Operating Temperature (max)
70C
Operating Temperature Classification
Commercial
Product Depth (mm)
4mm
Product Height (mm)
1.5mm
Product Length (mm)
5mm
Mounting
Surface Mount
Pin Count
8
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ISL6141CB-T
Manufacturer:
LSIOGIC
Quantity:
218
Part Number:
ISL6141CBZ
Manufacturer:
INTERSIL
Quantity:
20 000
ISL6141, ISL6151
GATE Pin 6 - This analog output drives the gate of the
external FET used as a pass transistor. The GATE pin is high
(FET is on) when the following conditions are met:
• UVLO is above its trip point (~16.5V)
• Voltage on the UV pin is above its trip point (1.255V)
• Voltage on the OV pin is below its trip point (1.255V)
• No Over-Current conditions are present.
If any of the 4 conditions are violated, the GATE pin will be
pulled low to shut off or regulate current through the FET.
The GATE is latched off only when the 600µs Over-Current
Time-Out period is exceeded.
The GATE is driven high by a weak (-50µA nominal) pull-up
current source, in order to slowly turn on the FET. It is driven
low by a 70mA nominal pull-down device for three of the
above shut-off conditions. A larger (350mA nominal) pull-
down current shuts off the FET very quickly in the event of a
hard fault where the sense pin voltage exceeds
approximately 210mV.
DRAIN Pin 7 - This is the analog input to one of two
comparators that control the PWRGD (ISL6141) or PWRGD
(ISL6151) outputs. It compares the voltage of the external
FET DRAIN to a 1.3V internal reference (V
). The DRAIN
PG
voltage is criticized only until the PWRGD or PWRGD
outputs are latched into their active low or high states. The
latch is reset when any of the conditions that turn off the
GATE occur (UVLO, OV, UV, OC Time-Out). Note that the
comparator does NOT itself turn off the GATE.
V
Pin 8 - This is the most positive power supply pin. It can
DD
range from the Under-Voltage Lock-Out threshold (16.5V) to
+80V (Relative to V
).
EE
4