MIC2586R-1YM TR Micrel Inc, MIC2586R-1YM TR Datasheet - Page 3
![IC CTRLR/SEQ HOT SWAP 14-SOIC](/photos/6/84/68433/576-14-soic_sml.jpg)
MIC2586R-1YM TR
Manufacturer Part Number
MIC2586R-1YM TR
Description
IC CTRLR/SEQ HOT SWAP 14-SOIC
Manufacturer
Micrel Inc
Type
Hot-Swap Controllerr
Datasheet
1.MIC2586R-1YM.pdf
(17 pages)
Specifications of MIC2586R-1YM TR
Applications
General Purpose
Internal Switch(s)
No
Voltage - Supply
10 V ~ 80 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
14-SOIC (0.154", 3.90mm Width)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
MIC2586R-1YMTR
MIC2586R-1YMTR
MIC2586R-1YMTR
Pin Description
Micrel
October 2004
Pin Number
12
1
8
2
3
4
5
6
(MIC2586R-1)
(MIC2586R-2)
(MIC2586R-1)
(MIC2586R-2)
(MIC2586-1)
(MIC2586-2)
(MIC2586-1)
(MIC2586-2)
Active-HIGH
Active-HIGH
Active-LOW
Active-LOW
/PWRGD1
/PWRGD2
Pin Name
PWRGD1
PWRGD2
GND
ON
NC
FB
Pin Function
Reserved: Make no external connections to these pins.
Enable Input: When the voltage at the ON pin is higher than the V
a start cycle is initiated. An internal current source (I
charges the GATE pin, ramping up the voltage at this pin to turn on an external
MOSFET. Whenever the voltage at the ON pin is lower than the V
an undervoltage lockout condition is detected and the I
disabled while the GATE pin is pulled low by another internal current source
(I
circuit breaker then back HIGH (ON pin) will initiate another start cycle.
Output Voltage Feedback Input: This pin is connected to an external resistor
divider that is used to sample the output load voltage. The voltage at this pin is
measured against an internal comparator whose output controls the PWRGD (or
/PWRGD) signal.
crosses the V
threshold, PWRGD (or /PWRGD) is deasserted. The FB comparator exhibits a
typical hysteresis of 80mV.
The FB pin voltage also affects the MIC2586/MIC2586R’s foldback current limit
operation (see the “Functional Description” section for further information).
Power-is-Good (PWRGD1 or /PWRGD1), Open-drain Output: This pin remains
deasserted during start up while the FB pin voltage is below the V
Once the voltage at the FB pin rises above the V
Good output asserts with minimal delay (typically ≤ 5µs).
For the (-1) options, the PWRGDx output pin will be high-impedance when the
FB pin voltage is higher than V
voltage is less than V
For the (-2) options, the /PWRGDx output pin will be high-impedance when the
FB pin voltage is lower than V
voltage is higher than V
Each Power-is-Good output pin is connected to an open-drain, N-channel
transistor implemented with high-voltage structures. These transistors are
capable of operating with pull-up resistors to supply voltages as high as 100V.
To use this signal as a logic control in low-voltage dc-dc conversion applications,
an external pull-up resistor between this pin and the logic supply voltage is
recommended, unless an internal pull-up impedance is provided by the dc-dc
module or other device (load).
Power-is-Good 2 (PWRGD2 or /PWRGD2), Open-drain Output: For the (-1)
option, this output signal is asserted when the following is true: PWRGD1 =
Asserted AND the PWRGD1-to-PWRGD2 delay (t
t
PGTIMER pin. Once PWRGD1 is asserted, an internal current source (I
begins to charge C
(typically, 0.625V), PWRGD2 is asserted. The same description above applies
to the (-2) option. For further information, refer to the PWRGD1 and PGTIMER
pin descriptions.
To use this signal as a logic control in low-voltage dc-dc conversion applications,
an external pull-up resistor between this pin and the logic supply voltage is
recommended, unless an internal pull-up impedance is provided by the dc-dc
module or other device (load).
Tie this pin directly to the system’s analog GND plane
PG(1-2)
GATEOFF
is the time delay programmed by the capacitor (C
). After a load current fault, toggling the ON pin LOW will reset the
FBH
threshold. When the FB pin voltage is lower than its V
PG
PWRGD (or /PWRGD) asserts when the FB pin voltage
. When the voltage on C
FBL
FBH
.
3
.
FBL
FBH
and will pull down to GND when the FB pin
and will pull down to GND when the FB pin
PG
crosses the V
PG(1-2)
FBH
GATEON
GATEON
) has elapsed, where
PG
threshold, the Power-is-
) connected to the
) is activated which
current source is
PG2
ONH
threshold
ONL
FBH
threshold,
threshold,
threshold.
CPG
MIC2586/MIC2586R
)
FBL
(408) 955-1690
M9999-102204