LT1640HIS8#TR Linear Technology, LT1640HIS8#TR Datasheet - Page 8

• Manufacturer Part Number: LT1640HIS8#TR
• Description: IC CTRLR HOTSWAP NEG VOLT 8SOIC
• Manufacturer: Linear Technology
• Type: Hot-Swap Controllerr

Specifications of LT1640HIS8#TR

• Applications: General Purpose
• Internal Switch(s): No
• Voltage - Supply: -10 V ~ -80 V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 8-SOIC (0.154", 3.90mm Width)
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

APPLICATIONS
LT1640L/LT1640H
Capacitor C1 and resistor R3 prevent Q1 from momen-
tarily turning on when the power pins first make contact.
Without C1 and R3, capacitor C2 would pull the gate of Q1
up to a voltage roughly equal to V
the LT1640 could power up and actively pull the gate low.
By placing capacitor C1 in parallel with the gate capaci-
tance of Q1 and isolating them from C2 using resistor R3
the problem is solved. The value of C1 should be:
where V
V
8
INMAX
V
INMAX
is the maximum operating input voltage.
TH
V
TH
is the MOSFET’s minimum gate threshold and
V
TH
U
C
2
INFORMATION
U
C
GATE – V
GD
CURRENT
INRUSH
10V/DIV
50V/DIV
50V/DIV
1A/DIV
DRAIN
EE
V
EE
EE
W
• C2/C
CONTACT
BOUNCE
GS
Figure 6b. Inrush Control Waveforms
(Q1) before
U
5ms/DIV
R3’s value is not critical and is given by (V
5mA.
The waveforms are shown in Figure 6b. When the power
pins make contact, they bounce several times. While the
contacts are bouncing, the LT1640 senses an undervoltage
condition and the GATE is immediately pulled low when
the power pins are disconnected.
Once the power pins stop bouncing, the GATE pin starts to
ramp up. When Q1 turns on, the GATE voltage is held
constant by the feedback network of R3 and C2. When the
DRAIN voltage has finished ramping, the GATE pin then
ramps to its final value.
1640 F06b
INMAX
+ V
GATE
1640lhfb
)/