AS1120 austriamicrosystems, AS1120 Datasheet - Page 7
![no-image](/images/manufacturer_photos/0/0/84/austriamicrosystems_sml.jpg)
AS1120
Manufacturer Part Number
AS1120
Description
IC LCD DVR 46 SEGMENTS 64-TQFP
Manufacturer
austriamicrosystems
Datasheet
1.AS1120.pdf
(13 pages)
Specifications of AS1120
Display Type
LCD
Configuration
46 Segment
Interface
Parallel/Serial
Current - Supply
5µA
Voltage - Supply
3 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
64-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Digits Or Characters
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
AS1120
Datasheet - D e t a i l e d D e s c r i p t i o n
Asynchronous Mode
Data can be preloaded into the AS1120 shift register and then activated via a LOAD pulse. To preload the shift register
the LOAD signal must stay high as all 46 data bits are clocked into the internal shift register at the rising edge of CLKIN
(see Figure 5).
Note: In asynchronous mode, a clock signal must be applied on pin BPLIN. Asynchronous mode does not support
Figure 5. Timing Diagram for Preloading the Shift Register
To update the LCD display the LOAD signal must be held low for at least 8 periods of the clock applied at BPLIN, and
CLKIN must be set to low. Note that since BPLIN is normally asynchronous in respect to LOAD, it is advisable to keep
LOAD low for 8+1 BPLIN cycles. The display will be updated at the 8th BPLIN rising edge while LOAD is Low.
In case of internal BPLIN generation through the internal oscillator BPLIN = f
Figure 6. Timing Diagram for Updating the Display in Asynchronous Mode
R/C Oscillator and Backplane Generation
The AS1120 can generate the backplane signal using an internal R/C oscillator, or an externally generated backplane
signal can be supplied.
When cascading multiple AS1120 devices (see Figure 8 on page 9), only the first device should have the oscillator run-
ning; the other devices must use pin BPLIN to regenerate the backplane signal and to synchronize their LCD output
segments with the common backplane.
www.austriamicrosystems.com/LCD-Driver-ICs/AS1120
the use of the AS1120 internal clock.
DATAIN
Display
CLKIN
BPLIN
LOAD
DATAIN
CLKIN
BPLIN
LOAD
X
X
X
X
LD45 LD45LD45
X
X
X
X
CLKIN Always High
LD10
X
Revision 1.06
LD9
X
9 BPLIN Cycles
LOAD Always High
LD8
46 CLKIN Cycles
X
LD7
X
LD6
X
LD5
X
OSC
LD4
/16.
X
Update
LD3
X
LD2
X
LD1
X
LD0
X
Stop
7 - 13