NCP1217AD100R2G ON Semiconductor, NCP1217AD100R2G Datasheet - Page 12
![no-image](/images/manufacturer_photos/0/4/495/on_semiconductor_sml.jpg)
NCP1217AD100R2G
Manufacturer Part Number
NCP1217AD100R2G
Description
IC CTRLR PWM CM OVP HV 8SOIC
Manufacturer
ON Semiconductor
Datasheet
1.NCP1217P100G.pdf
(19 pages)
Specifications of NCP1217AD100R2G
Output Isolation
Isolated
Frequency Range
90 ~ 110kHz
Voltage - Input
10 ~ 16 V
Operating Temperature
0°C ~ 150°C
Package / Case
8-SOIC (0.154", 3.90mm Width)
Mounting Style
SMD/SMT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
NCP1217AD100R2G
NCP1217AD100R2GOSTR
NCP1217AD100R2GOSTR
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
NCP1217AD100R2G
Manufacturer:
ON Semiconductor
Quantity:
1 000
Part Number:
NCP1217AD100R2G
Manufacturer:
ON/安森美
Quantity:
20 000
Figure 22. Inserting a Resistor in Series with the Current
a duty cycle max at 74%. Over a 65 kHz frequency, for
instance, it corresponds to a 254 mV/ms ramp. In our
FLYBACK design, let’s suppose that our primary
inductance Lp is 350 mH, delivering 12 V with a Np:Ns ratio
of 1:0.1. The OFF time primary current slope is thus given
by:
projected over an Rsense of 0.1 Ω, for instance. If we select
75% of the downslope as the required amount of ramp
compensation, then we shall inject 27 mV/ms. Our
internal compensation being of 254 mV/ms, the divider
ratio (divratio) between Rcomp and the 19 kΩ is 0.106.
A
19 k · divratio
(1--divratio)
In the NCP1217, the ramp features a swing of 2.9 V with
Sense Information Brings Ramp Compensation
few
(Vout + Vf) ·
+
--
Setpoint
From
lines
Lp
= 2.26 kΩ
L.E.B.
of
Duty Cycle Typ = 74%
Np
Ns
= 371 mA∕ms
algebra
.
19 k
CS
2.9 V
0 V
to
Rcomp
or
determine
37 mV∕ms
Rsense
Rcomp:
http://onsemi.com
when
12
Latching Off the NCP1217
through a simple PNP bipolar transistor as depicted by
Figure 23. When OFF, Q1 is transparent to the operation.
When forward biased, the transistor pulls the Adj pin toward
V
above the latching level (typical 3.1 V). Figure 23 shows
how to wire the bipolar transistor to activate the latchoff. A
typical candidate for Q1 could be an MMBT3906 from
ON Semiconductor.
CC
Total latched shutdown can easily be implemented
Off
Figure 23. A Simple Bipolar Transistor Totally
and permanently latches- -off the IC as soon Vadj goes
Disables the IC
Q1
Rlimit
1
2
3
4
V
CC
8
7
6
5
CV
CC