EPCS64SI16N Altera, EPCS64SI16N Datasheet - Page 28

IC CONFIG DEVICE 64MBIT 16-SOIC

EPCS64SI16N

Manufacturer Part Number
EPCS64SI16N
Description
IC CONFIG DEVICE 64MBIT 16-SOIC
Manufacturer
Altera
Series
EPCSr
Datasheet

Specifications of EPCS64SI16N

Programmable Type
In System Programmable
Memory Size
64Mb
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Package / Case
16-SOIC (0.300", 7.50mm Width)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
544-1380-5
EPCS64SI16
EPCS64SI16N

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EPCS64SI16N
Manufacturer:
ALTERA
Quantity:
1 290
Part Number:
EPCS64SI16N
Manufacturer:
ALTERA
Quantity:
4
Part Number:
EPCS64SI16N
Manufacturer:
ALTERA42
Quantity:
696
Part Number:
EPCS64SI16N
Manufacturer:
ALTERA
Quantity:
6 000
Part Number:
EPCS64SI16N
Manufacturer:
ALTERA
Quantity:
6 000
Part Number:
EPCS64SI16N
Manufacturer:
XILINX
0
Part Number:
EPCS64SI16N
Manufacturer:
ALTERA
0
Part Number:
EPCS64SI16N
Manufacturer:
ALTERA
Quantity:
20 000
Part Number:
EPCS64SI16N
0
Company:
Part Number:
EPCS64SI16N
Quantity:
18
Part Number:
EPCS64SI16NALTERA
Manufacturer:
ALTERA
0
3–28
Figure 3–19. Read Operation Timing
Configuration Handbook (Complete Two-Volume Set)
    
f
1
DCLK
DATA
ASDI
nCS
Add_Bit 0
Figure 3–19
operation.
Table 3–17
operation.
Table 3–17. Read Operation Parameters
Existing batches of EPCS1 and EPCS4 manufactured on 0.15 µm process geometry
support AS configuration up to 40 MHz. However, batches of EPCS1 and EPCS4
manufactured on 0.18 µm process geometry support only up to 20 MHz. EPCS16,
EPCS64, and EPCS128 are not affected.
For information about product traceability and transition date to differentiate
between 0.15 µm process geometry and 0.18 µm process geometry EPCS1 and EPCS4,
refer tothe Process Change Notification
Family.
f
t
t
t
t
RCLK
CH
CL
ODIS
nCLK2D
Symbol
t
nCLK2D
defines the serial configuration device timing parameters for read
Chapter 3: Serial Configuration Devices (EPCS1, EPCS4, EPCS16, EPCS64, and EPCS128) Data Sheet
Bit N
shows the timing waveform for the serial configuration device's read
Read clock frequency (from FPGA or
embedded processor) for read bytes
operation
DCLK high time
DCLK low time
Output disable time after read
Clock falling edge to data
Bit N 1
Parameter
PCN 0514: Manufacturing Changes on EPCS
t
CL
t
CH
Min
Bit 0
25
25
© December 2009
t
ODIS
Max
15
20
8
Timing Information
Altera Corporation
MHz
Unit
ns
ns
ns
ns

Related parts for EPCS64SI16N