CY7C1265V18-400BZXC Cypress Semiconductor Corp, CY7C1265V18-400BZXC Datasheet - Page 9
![no-image](/images/manufacturer_photos/0/1/179/cypress_semiconductor_corp_sml.jpg)
CY7C1265V18-400BZXC
Manufacturer Part Number
CY7C1265V18-400BZXC
Description
IC SRAM 36MBIT 400MHZ 165TFBGA
Manufacturer
Cypress Semiconductor Corp
Datasheet
1.CY7C1263V18-375BZXC.pdf
(29 pages)
Specifications of CY7C1265V18-400BZXC
Format - Memory
RAM
Memory Type
SRAM - Synchronous, QDR II
Memory Size
36M (1M x 36)
Speed
400MHz
Interface
Parallel
Voltage - Supply
1.7 V ~ 1.9 V
Operating Temperature
0°C ~ 70°C
Package / Case
165-TFBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CY7C1265V18-400BZXC
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Depth Expansion
The CY7C1263V18 has a Port Select input for each port. This
enables easy depth expansion. Both Port Selects are sampled
on the rising edge of the Positive Input Clock only (K). Each port
select input can deselect the specified port. Deselecting a port
does not affect the other port. All pending transactions (read and
write) are completed before the device is deselected.
Programmable Impedance
An external resistor, RQ, must be connected between the ZQ pin
on the SRAM and V
driver impedance. The value of RQ must be 5X the value of the
intended line impedance driven by the SRAM. The allowable
range of RQ to guarantee impedance matching with a tolerance
of ±15% is between 175Ω and 350Ω
output impedance is adjusted every 1024 cycles upon power up
to account for drifts in supply voltage and temperature.
Echo Clocks
Echo clocks are provided on the QDR-II+ to simplify data capture
on high speed systems. Two echo clocks are generated by the
QDR-II+. CQ is referenced with respect to K and CQ is refer-
enced with respect to K. These are free running clocks and are
synchronized to the input clock of the QDR-II+. The timing for the
echo clocks is shown in
Document Number: 001-06366 Rev. *E
SS
to enable the SRAM to adjust its output
Switching Characteristics on page
,
with V
DDQ
= 1.5V. The
24.
Valid Data Indicator (QVLD)
QVLD is provided on the QDR-II+ to simplify data capture on high
speed systems. The QVLD is generated by the QDR-II+ device
along with data output. This signal is also edge aligned with the
echo clock and follows the timing of any data pin. This signal is
asserted half a cycle before valid data arrives.
Delay Lock Loop (DLL)
These chips use a DLL that is designed to function between 120
MHz and the specified maximum clock frequency. To disable the
DLL, apply ground to the DOFF pin. When the DLL is turned off,
the device behaves in QDR-I mode (with 1.0 cycle latency and a
longer access time). For more information, refer to the appli-
cation
QDRII/DDRII/QDRII+/DDRII+. The DLL can also be reset by
slowing or stopping the input clocks K and K for a minimum of 30
ns. However, it is not necessary for the DLL to be reset to lock to
the frequency you want. During power up, when the DOFF is tied
HIGH, the DLL is locked after 2048 cycles of stable clock.
note,
CY7C1261V18, CY7C1276V18
CY7C1263V18, CY7C1265V18
DLL
Considerations
Page 9 of 29
in
[+] Feedback