AT45DB642D-CNU Atmel, AT45DB642D-CNU Datasheet - Page 49
![IC FLASH 64MBIT 66MHZ 8CASON](/photos/7/29/72996/453-8-cason_sml.jpg)
AT45DB642D-CNU
Manufacturer Part Number
AT45DB642D-CNU
Description
IC FLASH 64MBIT 66MHZ 8CASON
Manufacturer
Atmel
Datasheet
1.AT45DB642D-CU.pdf
(58 pages)
Specifications of AT45DB642D-CNU
Format - Memory
FLASH
Memory Type
DataFLASH
Memory Size
64M (8192 pages x 1056 bytes)
Speed
66MHz
Interface
Parallel/Serial
Voltage - Supply
2.7 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Package / Case
8-CASON
Package
8CASON
Density
64 Mb
Architecture
Sectored
Block Organization
Symmetrical
Typical Operating Supply Voltage
3.3 V
Sector Size
256KByte x 32
Timing Type
Synchronous
Interface Type
Parallel|Serial-SPI
Data Bus Width
8 bit
Supply Voltage (max)
3.6 V
Supply Voltage (min)
2.7 V
Maximum Operating Current
15 mA
Mounting Style
SMD/SMT
Organization
256 KB x 32
Ic Interface Type
Parallel, Serial
Clock Frequency
66MHz
Supply Voltage Range
2.7V To 3.6V
No. Of Pins
8
Operating Temperature Range
-40°C To +85°C
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AT45DB642D-CNU
Manufacturer:
MICRON
Quantity:
1 001
Company:
Part Number:
AT45DB642D-CNU
Manufacturer:
Atmel
Quantity:
59
Company:
Part Number:
AT45DB642D-CNU
Manufacturer:
AMTEL
Quantity:
143
Part Number:
AT45DB642D-CNU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
AT45DB642D-CNU SL954
Manufacturer:
ATMEL
Quantity:
200
Part Number:
AT45DB642D-CNU SL954
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
AT45DB642D-CNU-SL954
Manufacturer:
PAM
Quantity:
34 000
25.4
26. Auto Page Rewrite Flowchart
Figure 26-1. Algorithm for Programming or Reprogramming of the Entire Array Sequentially
Notes:
3542K–DFLASH–04/09
Status Register Read (Opcode: D7H)
1. This type of algorithm is used for applications in which the entire array is programmed sequentially, filling the array page-by-
2. A page can be written using either a Main Memory Page Program operation or a Buffer Write operation followed by a Buffer
3. The algorithm above shows the programming of a single page. The algorithm will be repeated sequentially for each page
page.
to Main Memory Page Program operation.
within the entire array.
MAIN MEMORY PAGE PROGRAM
(OUTPUT)
THROUGH BUFFER
I/O7-I/O0
I/O7-I/O0
(INPUT)
CLK
(82H, 85H)
CS
IMPEDANCE
t
SU
HIGH
CMD
0
X
1
t
STATUS REGISTER
V
START
X
2
END
OUTPUT
DATA
provide address
3
and data
MEMORY PAGE PROGRAM
BUFFER TO MAIN
BUFFER WRITE
(84H, 87H)
(83H, 86H)
DATA
49