AT25128A-10PI-2.7 Atmel, AT25128A-10PI-2.7 Datasheet
AT25128A-10PI-2.7
Specifications of AT25128A-10PI-2.7
Available stocks
Related parts for AT25128A-10PI-2.7
AT25128A-10PI-2.7 Summary of contents
Page 1
... SAP packages. In addition, the entire family is available in 2.7V (2.7V to 5.5V) and 1.8V (1.8V to 5.5V) versions. The AT25128A/256A is enabled through the Chip Select pin (CS) and accessed via a 3-wire interface consisting of Serial Data Input (SI), Serial Data Output (SO), and Serial Clock (SCK). All programming cycles are completely self-timed, and no sepa- rate Erase cycle is required before Write ...
Page 2
... Respect to Ground 1.0V to +7.0V Maximum Operating Voltage .......................................... 6.25V DC Output Current........................................................ 5.0 mA AT25128A_256A 2 *NOTICE: Stresses beyond those listed under “ ...
Page 3
... Applicable over recommended operating range from T Symbol Test Conditions C Output Capacitance (SO) OUT C Input Capacitance (CS, SCK, SI, WP, HOLD) IN Note: 1. This parameter is characterized and is not 100% tested. 3368J–SEEPR–06/07 16384/32768 25 1.0 MHz +5.0V (unless otherwise noted Max 8 6 AT25128A_256A Units Conditions OUT ...
Page 4
... Output Low-voltage OL1 V Output High-voltage OH1 V Output Low-voltage OL2 V Output High-voltage OH2 Note min and V max are reference only and are not tested AT25128A_256A 4 = 40°C to +85° Test Condition MHz Open, CC Read MHz Open, Read, Write MHz, ...
Page 5
... AT25128A_256A = As Specified, CC Max Units 20 10 MHz µ µ ...
Page 6
... Hold to Output High Output Disable Time DIS t Write Cycle Time WC (1) Endurance 5.0V, 25C, Page Mode Notes: 1. This parameter is characterized and is not 100% tested. Contact Atmel for further information. AT25128A_256A 6 = 40 85 40C to +125 Voltage Min 4.55.5 2.7 ...
Page 7
... The WP pin function is blocked when the WPEN bit in the status register is “0”. This will allow the user to install the AT25128A/256A in a system with the WP pin tied to ground and still be able to write to the status register. All WP pin functions are enabled when the WPEN bit is set to “ ...
Page 8
... Figure 2-1. SPI Serial Interface AT25128A_256A 8 AT25128A/256A 3368J–SEEPR–06/07 ...
Page 9
... The AT25128A/256A is designed to interface directly with the synchronous serial peripheral interface (SPI) of the 6800 type series of microcontrollers. The AT25128A/256A utilizes an 8-bit instruction register. The list of instructions and their opera- tion codes are contained in see with the MSB first and start with a high-to-low CS transition. ...
Page 10
... WRITE STATUS REGISTER (WRSR): The WRSR instruction allows the user to select one of four levels of protection. The AT25128A/256A is divided into four array segments. Top quarter (1/4), top half (1/2), or all of the memory segments can be protected. Any of the data within any selected segment will therefore be read only. The block write protection levels and correspond- ...
Page 11
... Only the Read Status Register instruction is enabled during the Write programming cycle. The AT25128A/256A is capable of a 64-byte Page Write operation. After each byte of data is received, the six low order address bits are internally incremented by one; the high order bits of the address will remain constant. If more than 64 bytes of data are transmitted, the address counter will roll over and the previously written data will be overwritten ...
Page 12
... Timing Diagrams (for SPI Mode 0 (0, 0)) Figure 4-1. Synchronous Data Timing CSS V IH SCK HI Figure 4-2. WREN Timing AT25128A_256A VALID CSH t t DIS HO HI-Z 3368J–SEEPR–06/07 ...
Page 13
... Figure 4-3. WRDI Timing Figure 4-4. RDSR Timing CS 0 SCK SI INSTRUCTION HIGH IMPEDANCE SO Figure 4-5. WRSR Timing 3368J–SEEPR–06/ MSB AT25128A_256A DATA OUT ...
Page 14
... Figure 4-6. READ Timing Figure 4-7. WRITE Timing Figure 4-8. HOLD Timing CS SCK HOLD SO AT25128A_256A 3368J–SEEPR–06/07 ...
Page 15
... AT25128A Ordering Information Ordering Code (2) AT25128A-10PU-2.7 (2) AT25128A-10PU-1.8 (2) AT25128AN-10SU-2.7 (2) AT25128AN-10SU-1.8 (2) AT25128AW-10SU-2.7 (2) AT25128AW-10SU-1.8 (2) AT25128A-10TU-2.7 (2) AT25128A-10TU-1.8 (2) AT25128AU2-10UU-1.8 (2) AT25128AY7-10YH-1.8 (3) AT25128A-W1.8-11 Notes: 1. For 2.7V devices used in the 4.5V to 5.5V range, please refer to performance values in the AC and DC Characteristics tables. 2. “U” designates Green package + RoHS compliant. 3. Available in waffle pack and wafer form; order as SL788 for wafer form. Bumped die available upon request. Please Contact Serial Interface Marketing ...
Page 16
... Body, Thin Shrink Small Outline Package (TSSOP) 8Y7 8-lead, 6. 4.90 mm Body, Ultra Thin, Dual Footprint, Non-leaded, Small Array Package (SAP) 2.7 Low-voltage (2.7V to 5.5V) 1.8 Low-voltage (1.8V to 5.5V) AT25128A_256A 16 (1) Package 8P3 8P3 8S1 8S1 8S2 8S2 ...
Page 17
... Dambar protrusions. Dambar protrusions shall not exceed 0.010 (0.25 mm). 2325 Orchard Parkway San Jose, CA 95131 R 3368J–SEEPR–06/ TITLE 8P3, 8-lead, 0.300" Wide Body, Plastic Dual In-line Package (PDIP) AT25128A_256A End View COMMON DIMENSIONS (Unit of Measure = inches) SYMBOL MIN NOM MAX A – – 0.210 A2 ...
Page 18
... JEDEC SOIC TOP VIEW TOP VIEW e e SIDE VIEW SIDE VIEW Note: These drawings are for general information only. Refer to JEDEC Drawing MS-012, Variation AA for proper dimensions, tolerances, datums, etc. 1150 E. Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 R AT25128A_256A TITLE 8S1, 8-lead (0.150" ...
Page 19
... Values b and C apply to pb/Sn solder plated terminal. The standard thickness of the solder layer shall be 0.010 +0.010/−0.005 mm. 2325 Orchard Parkway San Jose, CA 95131 R 3368J–SEEPR–06/ ∅ End View TITLE 8S2, 8-lead, 0.209" Body, Plastic Small Outline Package (EIAJ) AT25128A_256A E1 L COMMON DIMENSIONS (Unit of Measure = mm) MIN MAX SYMBOL NOM A 1.70 2.16 A1 0.05 0. ...
Page 20
... A1 BALL PAD CORNER e (e1) 1. Dimension 'b' is measured at the maximum solder ball diameter. This drawing is for general information only. 1150 E. Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 R AT25128A_256A Top View A1 BALL PAD CORNER (d1) Bottom View 8 Solder Balls TITLE 8U2-1, 8-ball, 2.35 x 3.73 mm Body, 0.75 mm pitch, Small Die Ball Grid Array Package (dBGA2) 1 ...
Page 21
... Dimension D and determined at Datum Plane H. 2325 Orchard Parkway San Jose, CA 95131 R 3368J–SEEPR–06/ TITLE 8A2, 8-lead, 4.4 mm Body, Plastic Thin Shrink Small Outline Package (TSSOP) AT25128A_256A L1 L End View COMMON DIMENSIONS (Unit of Measure = mm) MIN MAX SYMBOL NOM D 2.90 3.00 3 ...
Page 22
... UTSAP PIN 1 INDEX AREA D E 1150 E. Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 R AT25128A_256A 22 A PIN COMMON DIMENSIONS (Unit of Measure = mm) SYMBOL MIN A – A1 0.00 D 5.80 E 4.70 D1 3.30 E1 3. 0.50 TITLE 8Y7, 8-lead (6.00 x 4.90 mm Body) Ultra-Thin SOIC Array Package (UTSAP) Y7 ...
Page 23
... Revision History Doc. Rev. 3368J 3368I 3368J–SEEPR–06/07 Date Comments 6/2007 Changed 8Y4 to 8Y7 package Revision history implemented 3/2007 Removed Pb product offering AT25128A_256A 23 ...
Page 24
... Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL’S TERMS AND CONDI- TIONS OF SALE LOCATED ON ATMEL’S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT ...