AT24C32A-10TI-2.7 Atmel, AT24C32A-10TI-2.7 Datasheet
AT24C32A-10TI-2.7
Specifications of AT24C32A-10TI-2.7
Available stocks
Related parts for AT24C32A-10TI-2.7
AT24C32A-10TI-2.7 Summary of contents
Page 1
... The device’s cascadable feature allows devices to share a common two- wire bus. The device is optimized for use in many industrial and commercial applica- tions where low power and low voltage operation are essential. The AT24C32A/64A is available in space saving 8-lead JEDEC PDIP, 8-lead JEDEC SOIC, 8-lead EIAJ SOIC, 8-lead Mini-MAP (MLP 2x3) and 8-lead TSSOP packages and is accessed via a 2-wire serial interface ...
Page 2
... Voltage on Any Pin with Respect to Ground .................................... –1.0V to +7.0V Maximum Operating Voltage .......................................... 6.25V DC Output Current........................................................ 5.0 mA Figure 1. Block Diagram AT24C32A/64A 2 *NOTICE: Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent dam- age to the device. This is a stress rating only and ...
Page 3
... GND if the capacitive coupling to the circuit board V >3 pF, Atmel recommends connecting the pin to GND. Switching write operation creates a software write protect function. AT24C32A/64A, 32K/64K SERIAL EEPROM: The 32K/64K is internally organized as 128/256 pages of 32 bytes each. Random word addressing requires a 12/13-bit data word address. ...
Page 4
... Input Low Level IL (1) V Input High Level IH V Output Low Level OL2 V Output Low Level OL1 Note min and V max are reference only and are not tested AT24C32A/64A 4 = 25° 1.0 MHz SCL 40°C to +85°C, V – AI Test Condition V = 5.0V READ at 400 kHz ...
Page 5
Table 4. AC Characteristics Applicable over recommended operating range from T 100 pF (unless otherwise noted) Symbol f Clock Frequency, SCL SCL t Clock Pulse Width Low LOW t Clock Pulse Width High HIGH t Noise Suppression Time I t ...
Page 6
... EEPROM in 8-bit words. The EEPROM sends a zero during the ninth clock cycle to acknowledge that it has received each word. STANDBY MODE: The AT24C32A/64A features a low power standby mode which is enabled: a) upon power-up and b) after the receipt of the stop bit and the completion of any internal operations ...
Page 7
Figure 2. Bus Timing SCL: Serial Clock, SDA: Serial Data I/O Figure 3. Write Cycle Timing SCL: Serial Clock, SDA: Serial Data I/O SCL SDA 8th BIT WORDn Note: 1. The write cycle time t is the time from a ...
Page 8
... Figure 5. Start and Stop Definition Figure 6. Output Acknowledge AT24C32A/64A 8 3054T–SEEPR–1/07 ...
Page 9
... NOISE PROTECTION: Special internal circuitry placed on the SDA and SCL pins pre- vent small noise spikes from activating the device. DATA SECURITY: The AT24C32A/64A has a hardware data protection scheme that allows the user to write protect the entire memory when the WP pin BYTE WRITE: A write operation requires two 8-bit data word addresses following the device address word and acknowledgment ...
Page 10
... Read Operations AT24C32A/64A 10 Read operations are initiated the same way as write operations with the exception that the read/write select bit in the device address word is set to one. There are three read operations: current address read, random address read and sequential read. CURRENT ADDRESS READ: The internal data word address counter maintains the last address accessed during the last read or write operation, incremented by one ...
Page 11
Figure 7. Device Address Figure 8. Byte Write Figure 9. Page Write Notes DON’T CARE bits 2. † = DON’T CARE bits for the 32K Figure 10. Current Address Read 3054T–SEEPR–1/07 11 ...
Page 12
... Figure 11. Random Read Note DON’T CARE bits Figure 12. Sequential Read AT24C32A/64A 12 3054T–SEEPR–1/07 ...
Page 13
... AT24C32A Ordering Information Ordering Code (2) AT24C32A-10PU-2.7 (2) AT24C32A-10PU-1.8 (2) AT24C32AN-10SU-2.7 (2) AT24C32AN-10SU-1.8 (2) AT24C32AW-10SU-2.7 (2) AT24C32AW-10SU-1.8 (2) AT24C32A-10TU-2.7 (2) AT24C32A-10TU-1.8 (2) AT24C32AY1-10YU-1.8 (Not recommended for new design) (3) AT24C32AY6-10YH-1.8 (4) AT24C32A-W1.8-11 Notes: 1. For 2.7V devices used in the 4.5V to 5.5V range, please refer to performance values in the AC and DC Characteristics tables. 2. “U” designates Green Package + RoHS compliant. ...
Page 14
... Body, Dual Footprint, Non-leaded, Miniature Array Package (MAP) 8Y6 8-lead, 2. 3.00 mm Body, 0.50 mm Pitch, Ultra Thin Mini-MAP, Dual No Lead Package (DFN) –2.7 Low Voltage (2.7V to 5.5V) –1.8 Low Voltage (1.8V to 5.5V) AT24C32A/64A 14 (1) Package 8P3 8P3 8S1 8S1 ...
Page 15
Package Drawings 8P3 – PDIP Top View PLCS Side View Notes: 1. This drawing is for general information only; refer to JEDEC Drawing MS-001, Variation BA, for additional information. 2. Dimensions A and L are measured ...
Page 16
... JEDEC SOIC Top View e Side View Note: These drawings are for general information only. Refer to JEDEC Drawing MS-012, Variation AA for proper dimensions, tolerances, datums, etc. 1150 E. Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 R AT24C32A/64A TITLE 8S1, 8-lead (0.150" Wide Body), Plastic Gull Wing ...
Page 17
EIAJ SOIC 1 N Top View e D Side View Notes: 1. This drawing is for general information only; refer to EIAJ Drawing EDR-7320 for additional information. 2. Mismatch of the upper and lower dies and resin burrs ...
Page 18
... Dimension b does not include Dambar protrusion. Allowable Dambar protrusion shall be 0.08 mm total in excess of the b dimension at maximum material condition. Dambar cannot be located on the lower radius of the foot. Minimum space between protrusion and adjacent lead is 0.07 mm. 5. Dimension D and determined at Datum Plane H. 2325 Orchard Parkway San Jose, CA 95131 R AT24C32A/64A TITLE 8A2, 8-lead, 4 ...
Page 19
MAP D E Top View Side View 2325 Orchard Parkway San Jose, CA 95131 R 3054T–SEEPR–1/ End View A SYMBOL TITLE 8Y1, 8-lead (4.90 x 3.00 mm ...
Page 20
... Dimension b applies to metallized terminal and is measured between 0.15 mm and 0.30 mm from the terminal tip. If the terminal has the optional radius on the other end of the terminal, the dimension should not be measured in that radius area. 2325 Orchard Parkway San Jose, CA 95131 R AT24C32A/64A 20 A Pin 1 Pin 1 ...
Page 21
Revision History 3054T–SEEPR–1/07 Doc. Rev. Date Comments 3054T 1/2007 Implemented revision history. Added Notes to Page 1 recommending new devices. 21 ...
Page 22
... Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL’S TERMS AND CONDI- TIONS OF SALE LOCATED ON ATMEL’S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT ...