AT45DB081B-CI-2.5 Atmel, AT45DB081B-CI-2.5 Datasheet - Page 9
![IC FLASH 8MBIT 20MHZ 14CBGA](/photos/7/29/72989/453-14-cbga_sml.jpg)
AT45DB081B-CI-2.5
Manufacturer Part Number
AT45DB081B-CI-2.5
Description
IC FLASH 8MBIT 20MHZ 14CBGA
Manufacturer
Atmel
Datasheet
1.AT45DB081B-CC.pdf
(33 pages)
Specifications of AT45DB081B-CI-2.5
Format - Memory
FLASH
Memory Type
DataFLASH
Memory Size
8M (4096 pages x 264 bytes)
Speed
20MHz
Interface
SPI, 3-Wire Serial
Voltage - Supply
2.5 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Package / Case
14-CBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Power-on/Reset
State
2225J–DFLSH–2/08
WRITE PROTECT: If the WP pin is held low, the first 256 pages of the main memory cannot be
reprogrammed. The only way to reprogram the first 256 pages is to first drive the protect pin high
and then use the program commands previously mentioned. If this pin and feature are not uti-
lized it is recommended that the WP pin be driven high externally.
RESET: A low state on the reset pin (RESET) will terminate the operation in progress and reset
the internal state machine to an idle state. The device will remain in the reset condition as long
as a low level is present on the RESET pin. Normal operation can resume once the RESET pin
is brought back to a high level.
The device incorporates an internal power-on reset circuit, so there are no restrictions on the
RESET pin during power-on sequences. If this pin and feature are not utilized it is recommended
that the RESET pin be driven high externally.
READY/BUSY: This open drain output pin will be driven low when the device is busy in an inter-
nally self-timed operation. This pin, which is normally in a high state (through a 1 kΩ external
pull-up resistor), will be pulled low during programming operations, compare operations, and
during page-to-buffer transfers.
The busy status indicates that the Flash memory array and one of the buffers cannot be
accessed; read and write operations to the other buffer can still be performed.
When power is first applied to the device, or when recovering from a reset condition, the device
will default to SPI Mode 3. In addition, the SO pin will be in a high-impedance state, and a high-
to-low transition on the CS pin will be required to start a valid instruction. The SPI mode will be
automatically selected on every falling edge of CS by sampling the inactive clock state. After
power is applied and V
before an operational mode is started.
CC
is at the minimum datasheet value, the system should wait 20 ms
AT45DB081B
9