AT25128-10PC Atmel, AT25128-10PC Datasheet - Page 5
![IC EEPROM 128KBIT 3MHZ 8DIP](/photos/6/50/65033/313-8-dip_sml.jpg)
AT25128-10PC
Manufacturer Part Number
AT25128-10PC
Description
IC EEPROM 128KBIT 3MHZ 8DIP
Manufacturer
Atmel
Datasheet
1.AT25128-10PC.pdf
(22 pages)
Specifications of AT25128-10PC
Format - Memory
EEPROMs - Serial
Memory Type
EEPROM
Memory Size
128K (16K x 8)
Speed
3MHz
Interface
SPI, 3-Wire Serial
Voltage - Supply
4.5 V ~ 5.5 V
Operating Temperature
0°C ~ 70°C
Package / Case
8-DIP (0.300", 7.62mm)
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT25128-10PC
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Table 4. AC Characteristics (Continued)
Applicable over recommended operating range from T
CL = 1 TTL Gate and 100 pF (unless otherwise noted)
Note:
Serial Interface
Description
0872O–SEEPR–03/05
Symbol
t
t
t
Endurance
HZ
DIS
WC
1. This parameter is characterized and is not 100% tested. Contact Atmel for further information.
(1)
Parameter
Hold to Output High Z
Output Disable Time
Write Cycle Time
5.0V, 25°C, Page Mode
MASTER: The device that generates the serial clock.
SLAVE: Because the serial clock pin (SCK) is always an input, the AT25128/256
always operates as a slave.
TRANSMITTER/RECEIVER: The AT25128/256 has separate pins designated for data
transmission (SO) and reception (SI).
MSB: The Most Significant Bit (MSB) is the first bit transmitted and received.
SERIAL OP-CODE: After the device is selected with CS going low, the first byte will
be received. This byte contains the op-code that defines the operations to be performed.
INVALID OP-CODE: If an invalid op-code is received, no data will be shifted into the
AT25128/256, and the serial output pin (SO) will remain in a high impedance state until
the falling edge of CS is detected again. This will reinitialize the serial communication.
CHIP SELECT: The AT25128/256 is selected when the CS pin is low. When the device
is not selected, data will not be accepted via the SI pin, and the serial output pin (SO)
will remain in a high impedance state.
HOLD: The HOLD pin is used in conjunction with the CS pin to select the AT25128/256.
When the device is selected and a serial sequence is underway, HOLD can be used to
pause the serial communication with the master device without resetting the serial
sequence. To pause, the HOLD pin must be brought low while the SCK pin is low. To
resume serial communication, the HOLD pin is brought high while the SCK pin is low
(SCK may still toggle during HOLD). Inputs to the SI pin will be ignored while the SO pin
is in the high impedance state.
WRITE PROTECT: The write protect pin (WP) will allow normal read/write operations
when held high. When the WP pin is brought low and WPEN bit is “1”, all write opera-
tions to the status register are inhibited. WP going low while CS is still low will interrupt a
write to the status register. If the internal write cycle has already been initiated, WP
going low will have no effect on any write operation to the status register. The WP pin
function is blocked when the WPEN bit in the status register is “0”. This will allow the
user to install the AT25128/256 in a system with the WP pin tied to ground and still be
able to write to the status register. All WP pin functions are enabled when the WPEN bit
is set to “1”.
AI
=
4.5 – 5.5
2.7 – 5.5
1.8 – 5.5
4.5 – 5.5
2.7 – 5.5
1.8 – 5.5
4.5 – 5.5
2.7 – 5.5
1.8 – 5.5
–
Voltage
40°C to + 85°C, T
AE
100K
=
Min
–
40°C to +125°C, V
1000
Max
100
200
300
200
250
10
10
5
AT25128/256
CC
= As Specified,
Write Cycles
Units
ms
ns
ns
5