M25P128-VMF6TPB NUMONYX, M25P128-VMF6TPB Datasheet - Page 30

no-image

M25P128-VMF6TPB

Manufacturer Part Number
M25P128-VMF6TPB
Description
IC FLASH 128MBIT 65NM 3V SO16
Manufacturer
NUMONYX
Series
Forté™r
Datasheet

Specifications of M25P128-VMF6TPB

Format - Memory
FLASH
Memory Type
FLASH
Memory Size
128M (16M x 8)
Speed
50MHz
Interface
SPI, 3-Wire Serial
Voltage - Supply
2.7 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Package / Case
SO-16
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M25P128-VMF6TPB
Manufacturer:
MICRON
Quantity:
4 500
Part Number:
M25P128-VMF6TPB
Manufacturer:
MICRON33
Quantity:
2 567
Part Number:
M25P128-VMF6TPB
Manufacturer:
MICRON/镁光
Quantity:
20 000
Part Number:
M25P128-VMF6TPB
0
Company:
Part Number:
M25P128-VMF6TPB
Quantity:
6 000
6.9
30/47
Sector erase (SE)
The Sector Erase (SE) instruction sets to 1 (FFh) all bits inside the chosen sector. Before it
can be accepted, a Write Enable (WREN) instruction must previously have been executed.
After the Write Enable (WREN) instruction has been decoded, the device sets the Write
Enable Latch (WEL).
The Sector Erase (SE) instruction is entered by driving Chip Select (S) Low, followed by the
instruction code, and three address bytes on Serial Data Input (D). Any address inside the
Sector (see
must be driven Low for the entire duration of the sequence.
The instruction sequence is shown in
Chip Select (S) must be driven High after the eighth bit of the last address byte has been
latched in, otherwise the Sector Erase (SE) instruction is not executed. As soon as Chip
Select (S) is driven High, the self-timed Sector Erase cycle (whose duration is t
initiated. While the Sector Erase cycle is in progress, the Status Register may be read to
check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1
during the self-timed Sector Erase cycle, and is 0 when it is completed. At some unspecified
time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.
A Sector Erase (SE) instruction applied to a page which is protected by the Block Protect
(BP2, BP1, BP0) bits (see
Figure 16. Sector erase (SE) instruction sequence
S
C
D
Table
3) is a valid address for the Sector Erase (SE) instruction. Chip Select (S)
0
Table 2
1
2
Instruction
3
and
4
Figure
5
Table
6
7
16.
3) is not executed.
MSB
23 22
8
9
24 Bit Address
2
29 30 31
1
0
SE
) is
AI03751D

Related parts for M25P128-VMF6TPB