M25PX64-VZM6TP NUMONYX, M25PX64-VZM6TP Datasheet - Page 16
![no-image](/images/manufacturer_photos/0/4/484/numonyx_sml.jpg)
M25PX64-VZM6TP
Manufacturer Part Number
M25PX64-VZM6TP
Description
IC FLASH 64MBIT 75MHZ 24TBGA
Manufacturer
NUMONYX
Series
Forté™r
Datasheet
1.M25PX64-VME6TG.pdf
(70 pages)
Specifications of M25PX64-VZM6TP
Format - Memory
FLASH
Memory Type
FLASH
Memory Size
64M (8M x 8)
Speed
75MHz
Interface
SPI, 3-Wire Serial
Voltage - Supply
2.7 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Package / Case
24-TBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
M25PX64-VZM6TPTR
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M25PX64-VZM6TP
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
M25PX64-VZM6TP
Manufacturer:
ST
Quantity:
20 000
4.7.2
16/70
Specific hardware and software protection
There are two software protected modes, SPM1 and SPM2, that can be combined to protect
the memory array as required. The SPM2 can be locked by hardware with the help of the W
input pin.
SPM1 and SPM2
Table 2.
Sector lock register
down bit
Lock
The first software protected mode (SPM1) is managed by specific lock registers
assigned to each 64-Kbyte sector.
The lock registers can be read and written using the read lock register (RDLR) and
write to lock register (WRLR) instructions.
In each lock register two bits control the protection of each sector: the write lock bit and
the lock down bit.
–
–
The definition of the lock register bits is given in
the second software protected mode (SPM2) uses the block protect bits (see
Section 6.4.3: BP2, BP1, BP0
Top/bottom
0
0
1
1
Write lock bit:
The write lock bit determines whether the contents of the sector can be modified
(using the write, program or erase instructions). When the write lock bit is set to ‘1’,
the sector is write protected – any operations that attempt to change the data in
the sector will fail. When the write lock bit is reset to ‘0’, the sector is not write
protected by the lock register, and may be modified.
Lock down bit:
The lock down bit provides a mechanism for protecting software data from simple
hacking and malicious attack. When the lock down bit is set to ‘1’, further
modification to the write lock and lock down bits cannot be performed. A power-up
is required before changes to these bits can be made. When the lock down bit is
reset to ‘0’, the write lock and lock down bits can be changed.
Software protection truth table (sectors 0 to 127, 64-Kbyte granularity)
lock bit
Write
0
1
0
1
bit) to allow part of the memory to be configured as read-only.
Sector unprotected from program/erase/write operations, protection status
reversible
Sector protected from program/erase/write operations, protection status
reversible
Sector unprotected from program/erase/write operations,
Sector protection status cannot be changed except by a power-up.
Sector protected from program/erase/write operations,
Sector protection status cannot be changed except by a power-up.
bits) and the top/bottom bit (see
Protection status
Table 9: Lock register
Section 6.4.4:
out.