M25PX80-VMP6TG NUMONYX, M25PX80-VMP6TG Datasheet - Page 36

no-image

M25PX80-VMP6TG

Manufacturer Part Number
M25PX80-VMP6TG
Description
IC FLASH 8MBIT 75MHZ 8VFQFPN
Manufacturer
NUMONYX
Series
Forté™r
Datasheet

Specifications of M25PX80-VMP6TG

Format - Memory
FLASH
Memory Type
FLASH
Memory Size
8M (1M x 8)
Speed
75MHz
Interface
SPI, 3-Wire Serial
Voltage - Supply
2.3 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Package / Case
8-VFQFN, 8-VFQFPN
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
M25PX80-VMP6TGTR

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M25PX80-VMP6TG
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
M25PX80-VMP6TG
Manufacturer:
ST
0
Company:
Part Number:
M25PX80-VMP6TG
Quantity:
10
Part Number:
M25PX80-VMP6TGT0
Manufacturer:
ST
0
Part Number:
M25PX80-VMP6TGTO
Manufacturer:
PHILIPS
Quantity:
39 250
36/60
may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress
(WIP) bit is 1 during the self-timed Program OTP cycle, and it is 0 when it is completed. At
some unspecified time before the cycle is complete, the Write Enable Latch (WEL) bit is
reset.
To lock the OTP memory:
Bit 0 of the OTP control byte, that is byte 64, (see
OTP memory array.
Once a bit of the OTP memory has been programmed to ‘0’, it can no longer be set to ‘1’.
Therefore, as soon as bit 0 of byte 64 (control byte) is set to ‘0’, the 64 bytes of the OTP
memory array become read-only in a permanent way.
Any Program OTP (POTP) instruction issued while an Erase, Program or Write cycle is in
progress is rejected without having any effect on the cycle that is in progress.
Figure 19. Program OTP (POTP) instruction sequence
1. A23 to A7 are Don't care.
2. 1 ≤ n ≤ 65
S
C
DQ0
S
C
DQ0
When bits 3, 2, 1, and 0 of byte 64 = ’1’, the 64 bytes of the OTP memory array can be
programmed.
When bits 3, 2, 1, and 0 of byte 64 = ‘0’, the 64 bytes of the OTP memory array are
read-only and cannot be programmed anymore.
MSB
7
40
0
6
41
1
5
42
Data byte 2
2
Instruction
4
43 44 45 46 47 48 49 50
3
3
4
2
5
1
6
0
MSB
7
7
MSB
23
8
6
22 21
9 10
5
Data byte 3
24-bit address
4
51
3
52 53 54 55
3
28 29 30 31 32 33 34 35
2
Figure
2
1
1
0
0
20) is used to permanently lock the
MSB
7
MSB
7
6
6
5
Data byte 1
5
Data byte n
4
4
3
36 37 38
3
2
2
1
1
0
39
0
AI13575

Related parts for M25PX80-VMP6TG