25LC256-I/P Microchip Technology, 25LC256-I/P Datasheet - Page 12

no-image

25LC256-I/P

Manufacturer Part Number
25LC256-I/P
Description
IC EEPROM 256KBIT 10MHZ 8DIP
Manufacturer
Microchip Technology
Datasheets

Specifications of 25LC256-I/P

Memory Size
256K (32K x 8)
Package / Case
8-DIP (0.300", 7.62mm)
Operating Temperature
-40°C ~ 85°C
Format - Memory
EEPROMs - Serial
Memory Type
EEPROM
Speed
10MHz
Interface
SPI, 3-Wire Serial
Voltage - Supply
2.5 V ~ 5.5 V
Organization
32 K x 8
Interface Type
SPI
Maximum Clock Frequency
10 MHz
Access Time
50 ns
Supply Voltage (max)
5.5 V
Supply Voltage (min)
2.5 V
Maximum Operating Current
6 mA
Maximum Operating Temperature
+ 85 C
Mounting Style
Through Hole
Minimum Operating Temperature
- 40 C
Operating Supply Voltage
2.5 V, 5.5 V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
25LC256-I/P
Manufacturer:
MCP
Quantity:
7 080
Part Number:
25LC256-I/P
Manufacturer:
MICROCHIP
Quantity:
12 000
Part Number:
25LC256-I/P
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
25AA256/25LC256
2.7
The following protection has been implemented to
prevent inadvertent writes to the array:
• The write enable latch is reset on power-up
• A write enable instruction must be issued to set
• After a byte write, page write or STATUS register
• CS must be set high after the proper number of
• Access to the array during an internal write cycle
TABLE 2-1:
DS21822F-page 12
x = don’t care
the write enable latch
write, the write enable latch is reset
clock cycles to start an internal write cycle
is ignored and programming is continued
(SR bit 1)
WEL
0
1
1
1
Data Protection
WRITE-PROTECT FUNCTIONALITY MATRIX
(SR bit 7)
WPEN
x
0
1
1
1 (high)
WP pin
0 (low)
x
x
Protected Blocks
Protected
Protected
Protected
Protected
2.8
The 25XX256 powers on in the following state:
• The device is in low-power Standby mode
• The write enable latch is reset
• SO is in high-impedance state
• A high-to-low-level transition on CS is required to
(CS = 1)
enter active state
Unprotected Blocks
Power-On State
Protected
Writable
Writable
Writable
© 2007 Microchip Technology Inc.
STATUS Register
Protected
Protected
Writable
Writable

Related parts for 25LC256-I/P