DS3231MEVKIT# Maxim Integrated, DS3231MEVKIT# Datasheet
DS3231MEVKIT#
Specifications of DS3231MEVKIT#
Related parts for DS3231MEVKIT#
DS3231MEVKIT# Summary of contents
Page 1
General Description The DS3231M is a low-cost, extremely accurate, I real-time clock (RTC). The device incorporates a battery input and maintains accurate timekeeping when main power to the device is interrupted. The integration of the microelectromechanical systems (MEMS) resona- tor ...
Page 2
... V CC CCMAX MIN TYP MAX UNITS 2.3 3.3 5.5 V 2.3 3.0 5.5 0 0.3 CC 0 +3.3V +3.0V, and CC BAT MIN TYP MAX UNITS ppm Q5 ppm/V Q1 Seconds/ Q0.432 Day % Q2.5 = +3.3V +3.0V, and T CC BAT A MIN TYP MAX UNITS 200 µA 300 130 µA 200 575 µA 650 Maxim Integrated = ...
Page 3
... Stopped and I C Inactive) AC ELECTRICAL CHARACTERISTICS—POWER SWITCH (T = -45NC to +85NC, unless otherwise noted.) (Figure 2) A PARAMETER V Fall Time PFMAX V PFMIN V Rise Time PFMIN V PFMAX Recovery at Power-Up Maxim Integrated ±5ppm, I SYMBOL CONDITIONS 3mA 1mA ...
Page 4
... HD:DAT t SU:DAT t SU:STA t (Note (Note SU:STO C (Note 7) BIN 2 C interface or RTC functions. = +3.3V MIN TYP MAX 0 400 1.3 0.6 1.3 0.6 0 0.9 100 0 300 0. 300 0. bypassed and RST immediately goes high. REC Maxim Integrated = +3.0V, BAT UNITS kHz ...
Page 5
... NOTE: TIMING IS REFERENCED TO V AND V . ILMAX IHMIN 2 Figure Timing t VCCF V PFMAX V PFMIN V CC RST Figure 2. Power Switch Timing RST Figure 3. Pushbutton Reset Timing Maxim Integrated ±5ppm HIGH t t HD:DAT SU:DAT REPEATED START PB DB DS3231M 2 C Real-Time Clock Timing Diagrams t SP ...
Page 6
... BAT T = +25° SUPPLY VOLTAGE (V) POWER-SUPPLY CURRENT vs. SCL FREQUENCY 200 T = +25°C A 190 180 170 +5.5V 160 150 140 130 120 +2.7V 110 100 +3. 100 200 300 SCL FREQUENCY (kHz) 6 TRACKS WITH 400 Maxim Integrated ...
Page 7
... When using the device with the V BAT connect to ground. The device is UL recognized to ensure against reverse charging when used with a primary lithium battery Maxim Integrated ±5ppm SCL 15 SDA V 14 ...
Page 8
... Each of the major blocks is described separately in the following sections. Pin Description (continued) FUNCTION 2 C serial interface. This open-drain 2 C serial interface and is used to synchronize Block Diagram N 1Hz INTERRUPT OR 1Hz N SELECT CLOCK/CALENDAR WITH ALARM 2 C bus interface. A temperature-compensat- to detect power failures and to automatically CC 32KHZ INT/SQW Operation Maxim Integrated ...
Page 9
... Dual Supply (Figure 6) V < Maxim Integrated 2 ±5ppm, I The temperature sensor, oscillator, and digital adjust- ment controller logic form the highly accurate time base. The controller reads the output of the on-board tempera- ture sensor and adjusts the final 1Hz output to maintain the required accuracy ...
Page 10
... REC is applied bypassed and RST immedi- REC Real-Time Clock (RTC interface is accessible whenever either valid level microcontroller connected , RST is held PF power Interface other CC Address Map 2 C START Maxim Integrated ...
Page 11
... Table 2 shows the RTC registers. The time and calendar data are set or initialized by writing the appropriate register bytes. The contents of the time and calendar registers are in the binary-coded decimal (BCD) format. The device can Maxim Integrated ±5ppm, I BIT 5 BIT 4 BIT 3 ...
Page 12
... Alarm once per minute (00 seconds of every minute Alarm when minutes match 0 0 Alarm when hours and minutes match 0 0 Alarm when date, hours, and minutes match 0 0 Alarm when day, hours, and minutes match ALARM RATE ALARM RATE Maxim Integrated ...
Page 13
... A1IE: Alarm 1 interrupt enable. When set to logic 1, this bit permits the alarm 1 flag (A1F) bit in the status reg- BIT 0 ister to assert INT/SQW (when INTCN = 1). When the A1IE bit is set to logic 0 or INTCN is set to logic 0, the A1F bit does not initiate an interrupt signal. The A1IE bit is disabled (logic 0) when power is first applied Maxim Integrated ±5ppm, I BIT 5 BIT 4 ...
Page 14
... Figure 7. CONV Control Bit and BSY Status Bit Operation 14 THE DEVICE CLEARS THE CONV BIT AFTER THE TEMPERATURE CONVERSION HAS COMPLETED 10 SECONDS THE DEVICE CLEARS THE CONV BIT THE USER SETS THE CONV BIT AFTER THE TEMPERATURE CONVERSION HAS COMPLETED BSY IS HIGH DURING THE TEMPERATURE CONVERSION Maxim Integrated ...
Page 15
... The Aging Offset code is encoded in two’s complement, with bit 7 representing the SIGN bit and a valid range of ±127. One LSB typically represents a 0.12ppm change in frequency. The change in ppm per LSB is the same over the operating tempera- ture range. Positive offsets slow the time base and negative offsets quicken the time base. Maxim Integrated ±5ppm, I BIT 5 ...
Page 16
... A repeated START condition is issued iden- READ/ WRITE BIT tically to a normal START condition. See Figure 1 for applicable timing. BIT 2 BIT 1 DATA DATA 0 0 BIT 2 BIT power or once every 10s with V CC BAT BIT 0 DATA 0 BIT power. The Maxim Integrated ...
Page 17
... Slave Address Byte: Each slave on the bus responds to a slave address byte sent immediately following a START condition. The slave address byte contains the slave address in the most significant 7 Maxim Integrated 2 ±5ppm Real-Time Clock bits and the R/W bit in the least significant bit. The device’ ...
Page 18
... Because the device does not use clock cycle stretching, a master using either an open-drain output with a pullup resistor or CMOS output driver (push-pull) could be used power supplies with for SCL. The device contains Maxim Integrated’s redundant battery-charge protection circuit to prevent any charging of the external battery. LSB MSB ...
Page 19
... RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status. PACKAGE TYPE Maxim Integrated ±5ppm, I PACKAGE CODE OUTLINE NO. W16MK+1 S8MK+1 ...
Page 20
... Maxim Integrated © DESCRIPTION 2 C Interface table; clarified the 10h register range in Table Maxim Integrated 160 Rio Robles, San Jose, CA 95134 USA 1-408-601-1000 The Maxim logo and Maxim Integrated are trademarks of Maxim Integrated Products, Inc. Revision History PAGES CHANGED — ...