AT25DF021-MH-Y Atmel, AT25DF021-MH-Y Datasheet - Page 27

• Manufacturer Part Number: AT25DF021-MH-Y
• Description: IC FLASH 2MBIT 70MHZ 8UDFN
• Manufacturer: Atmel

Specifications of AT25DF021-MH-Y

• Format - Memory: FLASH
• Memory Type: DataFLASH
• Memory Size: 2M (256K x 8)
• Speed: 70MHz
• Interface: SPI, 3-Wire Serial
• Voltage - Supply: 2.7 V ~ 3.6 V
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 8-UDFN
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

12.2
3677D–DFLASH–04/09
Deep Power-Down
Figure 12-1. Read Manufacturer and Device ID
During normal operation, the device will be placed in the standby mode to consume less power
as long as the CS pin remains deasserted and no internal operation is in progress. The Deep
Power-Down command offers the ability to place the device into an even lower power consump-
tion state called the Deep Power-Down mode.
When the device is in the Deep Power-Down mode, all commands including the Read Status
Register command will be ignored with the exception of the Resume from Deep Power-Down
command. Since all commands will be ignored, the mode can be used as an extra protection
mechanism against program and erase operations.
Entering the Deep Power-Down mode is accomplished by simply asserting the CS pin, clocking
in the opcode of B9h, and then deasserting the CS pin. Any additional data clocked into the
device after the opcode will be ignored. When the CS pin is deasserted, the device will enter the
Deep Power-Down mode within the maximum time of t
The complete opcode must be clocked in before the CS pin is deasserted, and the CS pin must
be deasserted on an even byte boundary (multiples of eight bits); otherwise, the device will abort
the operation and return to the standby mode once the CS pin is deasserted. In addition, the
device will default to the standby mode after a power-cycle.
The Deep Power-Down command will be ignored if an internally self-timed operation such as a
program or erase cycle is in progress. The Deep Power-Down command must be reissued after
the internally self-timed operation has been completed in order for the device to enter the Deep
Power-Down mode.
SCK
SO
CS
SI
Note: Each transition
HIGH-IMPEDANCE
0
OPCODE
9Fh
6
7
shown for SI and SO represents one byte (8 bits)
MANUFACTURER ID
8
1Fh
14
15
16
DEVICE ID
BYTE 1
43h
22
EDPD
23
24
.
DEVICE ID
BYTE 2
00h
30
31
32
STRING LENGTH
INFORMATION
EXTENDED
DEVICE
00h
38
27