AT88SC0808C-MJTG Atmel, AT88SC0808C-MJTG Datasheet - Page 5
![no-image](/images/manufacturer_photos/0/0/78/atmel_sml.jpg)
AT88SC0808C-MJTG
Manufacturer Part Number
AT88SC0808C-MJTG
Description
CRYPTOMEM 8KBIT 4 ZONE MOD J TWI
Manufacturer
Atmel
Series
CryptoMemory®r
Specifications of AT88SC0808C-MJTG
Format - Memory
EEPROMs - Serial
Memory Type
EEPROM
Memory Size
8K (1K x 8)
Speed
5MHz
Interface
I²C, 2-Wire Serial
Voltage - Supply
2.7 V ~ 5.5 V
Operating Temperature
0°C ~ 70°C
Package / Case
M2 J, Smart Card Module
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
4.
2024KS–SMEM–10/09
Table 3.
Applicable over recommended operating range from V
T
Device Operation for Synchronous Protocols
CLOCK and DATA TRANSITIONS: The SDA pin is normally pulled high with an external device. Data on the SDA pin
START CONDITION:
STOP CONDITION:
ACKNOWLEDGE:
MEMORY RESET:
f
f
f
t
t
t
t
t
t
t
t
t
t
t
t
t
AC
CLK
CLK
CLK
R
F
R
F
AA
HD.STA
SU.STA
HD.DAT
SU.DAT
SU.STO
DH
WR
WR
Symbol
= -40°C to +85°C, CL = 30pF (unless otherwise noted)
Async Clock Frequency (V
Async Clock Frequency (V
Synch Clock Frequency
Clock Duty cycle
Rise Time - I/O, RST
Fall Time - I/O, RST
Rise Time - CLK
Fall Time - CLK
Clock Low to Data Out Valid
Start Hold Time
Start Set-up Time
Data In Hold Time
Data In Set-up Time
Stop Set-up Time
Data Out Hold Time
Write Cycle Time (at 25°C)
Write Cycle Time (-40° to +85°C)
AC Characteristics
may change only during SCL low time periods (see Figure 5 on page 7). Data changes
during SCL high periods will indicate a start or stop condition as defined below.
A high-to-low transition of SDA with SCL high is a start condition which must precede any
other command (see Figure 6 on page 7).
A low-to-high transition of SDA with SCL high is a stop condition. After a read sequence, the
stop command will place the EEPROM in a standby power mode (see Figure 6 on page 7).
All addresses and data words are serially transmitted to and from the EEPROM in 8-bit
words. The EEPROM sends a zero to acknowledge that it has received each word. This
happens during the ninth clock cycle.
After an interruption in protocol, power loss or system reset, any 2-wire part can be reset by
following these steps:
1.
2.
3.
Clock up to 9 cycles.
Look for SDA high in each cycle while SCL is high.
Create a start condition.
Parameter
CC
CC
Range: +4.5 - 5.5V)
Range: +2.7 - 3.3V)
CC
= +2.7 to 5.5V,
Min
200
200
100
200
40
10
20
1
1
0
9% x period
9% x period
AT88SC0808C
Max
60
35
5
4
1
1
1
5
7
Units
MHZ
MHZ
MHZ
mS
mS
μS
μS
μS
μS
nS
nS
nS
nS
nS
nS
nS
%
5