93AA56A-I/SN Microchip Technology, 93AA56A-I/SN Datasheet - Page 10
![no-image](/images/manufacturer_photos/0/4/439/microchip_technology_sml.jpg)
93AA56A-I/SN
Manufacturer Part Number
93AA56A-I/SN
Description
IC EEPROM 2KBIT 2MHZ 8SOIC
Manufacturer
Microchip Technology
Specifications of 93AA56A-I/SN
Memory Size
2K (256 x 8)
Format - Memory
EEPROMs - Serial
Memory Type
EEPROM
Speed
1MHz, 2MHz
Interface
Microwire, 3-Wire Serial
Voltage - Supply
1.8 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Package / Case
8-SOIC (3.9mm Width)
Clock Frequency
3MHz
Supply Voltage Range
1.8V To 5.5V
Memory Case Style
SOIC
No. Of Pins
8
Operating Temperature Range
-40°C To +85°C
Svhc
No SVHC (15-Dec-2010)
Package /
RoHS Compliant
Memory Configuration
256 X 8
Interface Type
Serial, 3-Wire, Microwire
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
93AA56A-I/SN
Manufacturer:
MCP
Quantity:
2 000
93AA56A/B/C, 93LC56A/B/C, 93C56A/B/C
2.8
The WRITE instruction is followed by 8 bits (if ORG is
low or A-version devices) or 16 bits (if ORG pin is high
or B-version devices) of data which are written into the
specified address. For 93AA56A/B/C and 93LC56A/B/C
devices, after the last data bit is clocked into DI, the
falling edge of CS initiates the self-timed auto-erase and
programming cycle. For 93C56A/B/C devices, the self-
timed auto-erase and programming cycle is initiated by
the rising edge of CLK on the last data bit.
FIGURE 2-8:
FIGURE 2-9:
DS21794E-page 10
CLK
CLK
CS
DO
CS
DO
DI
DI
Write
1
1
High-Z
High-Z
WRITE TIMING FOR 93AA AND 93LC DEVICES
WRITE TIMING FOR 93C DEVICES
0
0
1
1
An
An
•••
•••
A0
A0
Dx
Dx
•••
•••
The DO pin indicates the Ready/Busy status of the
device, if CS is brought high after a minimum of 250 ns
low (T
is still in progress. DO at logical ‘1’ indicates that the
register at the specified address has been written with
the data specified and the device is ready for another
instruction.
D0
D0
Note:
CSL
T
T
CSL
CSL
). DO at logical ‘0’ indicates that programming
T
After the Write cycle is complete, issuing a
Start bit and then taking CS low will clear
the Ready/Busy status from DO.
WC
T
WC
Busy
Busy
T
T
SV
SV
© 2007 Microchip Technology Inc.
Ready
Ready
High-Z
High-Z
T
T
CZ
CZ